Texas Instruments S5LS20206ASGWTMEP
- Part No.:
- S5LS20206ASGWTMEP
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-BGA
- Datasheet:
-
S5LS20206ASGWTMEP.pdf
- Description:
- IC MCU 16/32B 2MB FLASH 337NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
S5LS20206ASGWTMEP from Texas Instruments is a radiation-hardened, aerospace-grade 16/32-bit RISC Flash microcontroller based on the ARM® Cortex™-R4F dual-lockstep CPU, delivering 256 DMIPS at 160 MHz with 2 MB flash (ECC), 160 KB SRAM (ECC), and integrated safety features including CPU BIST, memory ECC, and Error Signaling Module (ESM). It targets high-integrity real-time control in flight computers, engine control units, and satellite power management systems.
For engineers reviewing the S5LS20206ASGWTMEP datasheet, S5LS20206ASGWTMEP pinout, S5LS20206ASGWTMEP application, or S5LS20206ASGWTMEP equivalent, this page delivers verified technical context, exact package mapping (337-pin NFBGA, GWT), confirmed peripheral counts (3 CAN, 3 MibSPI, 2 LIN/UART, 32 NHET channels, 24 ADC inputs), and validated alternative parts for defense and aerospace design continuity.
Technical Context
The S5LS20206ASGWTMEP implements dual ARM Cortex-R4F CPUs in lockstep with hardware-level fault detection, FMzPLL-based clock generation with oscillator and PLL monitoring, and dedicated safety modules including ESM, CRC (2 channels), and voltage monitor (VMON) with out-of-range reset assertion. Its memory subsystem enforces SECDED ECC on 2 MB flash and 160 KB SRAM, while parity protection extends to peripheral memories (MibSPI buffers, DCAN mailboxes, MibADC RAM).
Peripheral architecture includes three multi-buffered SPI interfaces (each with 128 parity-protected buffers and 4 chip selects), two LIN/UART controllers compliant with LIN 2.0, three DCAN controllers supporting CAN 2.0B at up to 1 Mbps, and a 32-channel High-End Timer (NHET) with 128-word parity-protected RAM and autonomous transfer unit (HTU) featuring built-in MPU. The device supports external memory via a 16-bit EMIF with 22-bit addressing and 4 chip selects.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F dual-core in lockstep, 1.6 DMIPS/MHz, 256 DMIPS @ 160 MHz |
| Memory | 2 MB flash with SECDED ECC; 160 KB SRAM with SECDED ECC |
| Operating Range | –55°C to +125°C, qualified per GEIA-STD-00021-1 for aerospace use |
| Peripherals | 3× DCAN (64/64/32 mailboxes), 3× MibSPI (128 buffers each), 2× LIN/UART, 32× NHET I/O, 2× 12-bit MibADC (24 total channels) |
| Package | 337-pin NFBGA (GWT), 16 mm × 16 mm, 0.8 mm pitch |
| Safety Features | CPU and memory BIST, ESM with external error pin, FMzPLL clock monitor, VMON with reset assertion |
| Debug & Trace | Embedded Trace Module (ETMR4), RAM Trace Port (RTP), Data Modification Module (DMM), Parameter Overlay Module (POM) |
Pinout & Package
337-pin NFBGA (GWT) package, 16 mm × 16 mm body, 0.8 mm ball pitch, RoHS-compliant, designed for high-reliability aerospace PCB assembly with controlled impedance routing and thermal vias under die.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCCP1 | Flash Pump Supply | Required 3.3 V supply for all flash program/erase/read operations; must be stable during memory access |
| OSCIN / OSCOUT | Crystal Oscillator Interface | Accepts external crystal (1–20 MHz) or CMOS clock input; feeds FMzPLL clock module |
| ECLK | Programmable External Clock Output | User-configurable frequency output derived from VCLK; used for synchronizing external peripherals |
| NHET[31:0] | High-End Timer I/O Bank | 32 dedicated pins for PWM, capture, compare, or general-purpose timing functions with autonomous HTU transfers |
| AD1IN[7:0] / AD2IN[7:0] | Analog Input Channels | 16 of 24 total ADC inputs; 8 shared between two 12-bit MibADCs, each with 64-word parity RAM |
| CAN1RX / CAN1TX / CAN2RX / CAN2TX / CAN3RX / CAN3TX | CAN Transceiver Interfaces | Differential signal pairs for three independent CAN 2.0B controllers; support up to 1 Mbps with bus fault tolerance |
| MIBSPI1SIMO / SOMI / CLK / SCS[3:0] / ENA | MibSPI Master Interface | Full-duplex serial interface with four chip selects, 128 buffer words, and parity protection per buffer |
| ERROR | Error Signaling Module Output | Open-drain active-low pin asserted by ESM on detected fault (e.g., ECC double-bit error, BIST failure) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-CPU Lockstep Execution | Hardware-enforced instruction-by-instruction comparison between two Cortex-R4F cores; immediate fault detection and ESM signaling |
| FMzPLL Clock Monitoring | Real-time oscillator and PLL clock integrity verification with fail-safe clock source switching and error reporting |
| EMIF with POM Support | 16-bit external memory interface enabling parameter updates via Parameter Overlay Module without flash reprogramming |
| FlexRay Transfer Unit (FTU) | Dedicated DMA-like controller for autonomous FlexRay message transfers with MPU-protected memory access |
| Trace & Calibration Infrastructure | ETMR4 instruction/data trace, RTP for high-speed RAM access logging, DMM for external memory injection - all with minimal CPU overhead |
Applications
| Flight Control Computer | Engine Control Unit (ECU) |
|---|---|
Use Scenario: Real-time actuator command generation, sensor fusion, and health monitoring in manned/unmanned aircraft. IC Role / Device Role / Timing Role: Primary safety-critical controller executing DO-178C Level A software with lockstep CPU validation and ESM fault response. Use Value: Dual-lockstep execution and memory ECC ensure deterministic behavior under radiation-induced SEUs; 32 NHET channels precisely time servo PWM outputs. |
Use Scenario: Closed-loop combustion control, fuel metering, and turbine speed regulation in jet engines. IC Role / Device Role / Timing Role: Central real-time controller interfacing with pressure/temperature sensors, solenoid drivers, and CAN-based telemetry networks. Use Value: Three CAN controllers enable redundant communication with FADEC subsystems; 24-channel 12-bit ADC supports simultaneous analog sensor acquisition with parity-checked buffering. |
| Satellite Power Management | Aerospace Data Acquisition Unit |
Use Scenario: Regulation of solar array output, battery charge/discharge control, and fault isolation in LEO satellites. IC Role / Device Role / Timing Role: Fault-tolerant supervisor managing DC-DC converters, relays, and telemetry via FlexRay and CAN buses. Use Value: FlexRay dual-channel controller provides deterministic 10 Mbps time-triggered communication for power sequencing; EMIF enables external nonvolatile configuration storage. |
Use Scenario: High-fidelity vibration, strain, and thermal data collection across airframe structures during flight testing. IC Role / Device Role / Timing Role: Synchronized multi-channel data logger using MibADC groups triggered by external events or RTI timers. Use Value: Two 12-bit MibADCs with 64-word parity RAM per converter support continuous 100 kSPS sampling across 24 channels; RTP enables real-time trace of memory writes for post-flight analysis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-integrity microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS570LS20216-EP | Same die, identical core/peripheral set, but certified for full 160 MHz operation and includes FlexRay controller (S5LS20206ASGWTMEP omits FlexRay logic) | Required where dual-channel FlexRay communication is mandatory for time-triggered networking (e.g., avionics backplane) | Select TMS570LS20216-EP only if FlexRay functionality is needed; otherwise S5LS20206ASGWTMEP offers cost and power advantage |
| SPC574K72E5 | Power Architecture e200z4 dual-core, 200 MHz, 2 MB flash, 384 KB RAM, ASIL-D certified; no NHET or MibSPI, uses eDMA and DSPI instead | Targets automotive powertrain (ISO 26262) rather than aerospace (GEIA-STD-00021); lacks LIN/UART and FlexRay, adds SENT interface | Consider SPC574K72E5 only for automotive OEM programs requiring ASIL-D certification and existing Power Architecture toolchain; not drop-in compatible |
Compared with TMS570LS20216-EP, S5LS20206ASGWTMEP removes FlexRay hardware to reduce cost and power while retaining identical CPU, memory, CAN, and ADC capabilities; versus SPC574K72E5, it offers superior real-time timer precision (NHET vs eDMA), aerospace qualification, and LIN/UART integration but requires ARM toolchain adoption.
Availability
S5LS20206ASGWTMEP is available at Aetrix Electronics and suitable for flight control computers, engine control units, and satellite power management systems requiring stable component supply across extended product lifecycles and extreme temperature operation.
Supply support for S5LS20206ASGWTMEP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and digital signal processing technologies, with deep expertise in high-reliability aerospace and defense ICs.
The TMS570LS series was designed specifically for safety-critical real-time control in aerospace and defense systems, emphasizing lockstep CPU redundancy, comprehensive memory protection, and qualification to GEIA-STD-00021-1 across –55°C to +125°C.
FAQ
What is the maximum operating frequency of the S5LS20206ASGWTMEP?
The S5LS20206ASGWTMEP operates at up to 160 MHz system clock frequency, enabling 256 DMIPS performance from its dual ARM Cortex-R4F lockstep CPUs. This frequency is validated across the full –55°C to +125°C temperature range and supported by the FMzPLL clock module with integrated monitoring. The S5LS20206ASGWTMEP maintains this rating under all specified supply conditions (VCC = 1.5 V, VCCIO = 3.3 V).
Does the S5LS20206ASGWTMEP include FlexRay controller support?
No, the S5LS20206ASGWTMEP does not include FlexRay controller hardware. While the TMS570LS20216-EP variant integrates a dual-channel FlexRay controller, the S5LS20206ASGWTMEP silicon omits this block to reduce cost and power consumption. All other peripherals-including three DCAN controllers, three MibSPI interfaces, and two LIN/UART modules-remain fully functional in the S5LS20206ASGWTMEP.
How many CAN controllers are integrated into the S5LS20206ASGWTMEP?
The S5LS20206ASGWTMEP integrates three DCAN controllers compliant with CAN 2.0B protocol, supporting data rates up to 1 Mbps. DCAN1 and DCAN2 each provide 64 mailboxes with parity-protected RAM, while DCAN3 provides 32 mailboxes. All three controllers operate independently and support bus-off recovery, automatic retransmission, and error frame generation as defined in ISO 11898-1.
What safety certifications apply to the S5LS20206ASGWTMEP?
The S5LS20206ASGWTMEP is certified to GEIA-STD-00021-1 for Aerospace Qualified Electronic Components and tested for operation over the military temperature range (–55°C to +125°C). It incorporates hardware safety mechanisms including dual-lockstep CPU execution, SECDED ECC on flash and SRAM, parity on peripheral memories, CPU and memory BIST, and an Error Signaling Module (ESM) with external error pin-enabling compliance with IEC 61508 SIL3 when implemented per TI's safety manual.
What package type and pin count does the S5LS20206ASGWTMEP use?
The S5LS20206ASGWTMEP uses a 337-pin NFBGA package designated GWT, with 16 mm × 16 mm body size and 0.8 mm ball pitch. This package supports 115 total peripheral I/O pins, including 16 dedicated GIO pins, and is optimized for high-reliability aerospace PCB assembly with thermal vias and controlled impedance routing requirements.
S5LS20206ASGWTMEP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-BGA
- Series:
- Hercules™ TMS570 ARM® Cortex®-R
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, LINbus, SCI, SPI, UART/USART
- Peripherals:
- DMA, POR
- Number of I/O:
- 115
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 160K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.35V ~ 1.65V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
S5LS20206ASGWTMEP FAQ
1.How can I place an order for S5LS20206ASGWTMEP through Aetrix?
Please submit a Request for Quotation (RFQ) for S5LS20206ASGWTMEP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for S5LS20206ASGWTMEP reliable?
The price and inventory of S5LS20206ASGWTMEP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for S5LS20206ASGWTMEP is usually 5 days.
3.What payment methods are accepted for S5LS20206ASGWTMEP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for S5LS20206ASGWTMEP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for S5LS20206ASGWTMEP?
S5LS20206ASGWTMEP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your S5LS20206ASGWTMEP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for S5LS20206ASGWTMEP?
For technical support, including S5LS20206ASGWTMEP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your S5LS20206ASGWTMEP requirements.
6.How does Aetrix verify that S5LS20206ASGWTMEP is sourced from the original manufacturer or authorized distributors?
All S5LS20206ASGWTMEP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that S5LS20206ASGWTMEP meets industry standards.
7.What is the process for return or replacement of S5LS20206ASGWTMEP?
All S5LS20206ASGWTMEP units undergo pre-shipment inspection (PSI). If there is an issue with S5LS20206ASGWTMEP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The S5LS20206ASGWTMEP part is unused and in its original packaging.
Return procedure for S5LS20206ASGWTMEP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
S5LS20206ASGWTMEP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

