NXP Semiconductors SA58643DP,118
- Part No.:
- SA58643DP,118
- Manufacturer:
- NXP Semiconductors
- Category:
- RF Switches
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
SA58643DP,118.pdf
- Description:
- IC RF SWITCH SPDT 1GHZ 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,314
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SA58643DP,118 from NXP Semiconductors is a BiCMOS single-pole double-throw (SPDT) RF switch designed for DC–1 GHz signal routing in 50 Ω systems. It features 1 dB typical insertion loss at 200 MHz, 60 dB off-channel isolation at 100 MHz, and consumes only 170 µA from a 5 V supply-enabling low-power portable transceiver front-ends.
For engineers reviewing the SA58643DP,118 datasheet, SA58643DP,118 pinout, SA58643DP,118 application, or SA58643DP,118 equivalent, key selection criteria include its TTL/CMOS-compatible ENCH1 control, internal 50 Ω OFF-channel termination, bidirectional operation, and TSSOP8 package compatibility with high-density RF layouts.
Technical Context
The SA58643DP,118 integrates on-chip CMOS/TTL drivers and operates as a voltage-controlled SPDT switch: logic HIGH on ENCH1 (Pin 2) connects INPUT (Pin 4) to OUT1 (Pin 8), while logic LOW routes to OUT2 (Pin 5). Its BiCMOS process enables fast 20 ns switching with minimal transient voltage (165 mV p-p).
Internal 50 Ω termination on the OFF channel eliminates external resistors, and AC_GND (Pin 7) requires close-proximity 0.01 µF bypassing to maintain symmetric isolation above 500 MHz. The device maintains stable 50 Ω match (18 dB return loss at 400 MHz) across temperature (−40 °C to +85 °C) and supply (3.0–5.5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | DC to 1 GHz - supports broadband RF routing without band-specific reconfiguration |
| Insertion Loss | 1 dB typical at 200 MHz - ensures minimal signal attenuation in critical receive/transmit paths |
| Off-Channel Isolation | 60 dB at 100 MHz - prevents crosstalk between antenna and filter paths in shared front-ends |
| Supply Current | 170 µA at 5 V - enables multi-day battery life in handheld CT2 and FSK transmitters |
| Switching Speed | 20 ns turn-off delay - supports burst-mode digital modulation up to 50 Mbps |
| IP3 Intercept Point | +33 dBm at 100 MHz - maintains linearity under moderate RF power without distortion |
| 1 dB Compression | +18 dBm at 300 MHz - handles typical transmitter output levels before gain compression |
| ESD Protection | Full on-chip ESD protection - eliminates need for external TVS diodes in consumer-grade PCBs |
Pinout & Package
TSSOP8 package (SOT505-1): plastic thin shrink small outline, 8 leads, 3 mm body width, 0.65 mm pitch - optimized for automated placement and RF trace routing on 2-layer FR4 boards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Positive supply input | Accepts 3.0–5.5 V; requires local 0.1 µF + 0.01 µF ceramic decoupling for stable RF performance |
| ENCH1 (Pin 2) | CMOS/TTL enable input | Logic HIGH selects OUT1; logic LOW selects OUT2; threshold 1.25 V typical; draws ≤1 µA |
| GND (Pins 3, 6) | Digital ground reference | Must be connected to low-inductance analog ground plane; ties to PCB ground via multiple vias |
| INPUT (Pin 4) | Common RF port | 50 Ω matched input; bidirectional; connects to antenna or transceiver RF I/O |
| OUT2 (Pin 5) | Secondary RF output | 50 Ω matched; activated when ENCH1 = LOW; used for filter selection or diversity antenna path |
| AC_GND (Pin 7) | RF ground reference | Not DC ground; must be bypassed to GND with 0.01 µF capacitor placed <1 mm from pin |
| OUT1 (Pin 8) | Primary RF output | 50 Ω matched; activated when ENCH1 = HIGH; typically routed to power amplifier or LNA |
Key Features
| Feature | Design Value |
|---|---|
| Wideband DC–1 GHz operation | Enables single-component replacement of multiple narrowband switches in multi-band radios |
| Internal 50 Ω OFF-channel termination | Removes need for external 50 Ω resistors and reduces BOM count and layout area |
| Bidirectional signal flow | Supports both TX and RX paths without polarity constraints-simplifies full-duplex front-end design |
| +33 dBm IP3 linearity | Preserves signal integrity in FSK/ASK modulators where harmonic distortion degrades BER |
| 170 µA quiescent current | Reduces standby power in battery-powered devices-critical for CT2 cordless handsets |
| Fast 20 ns switching | Meets timing requirements for TDMA slot transitions and burst-mode digital communications |
Applications
| Antenna Switching | Filter Selection |
|---|---|
Use Scenario: Dual-antenna diversity system in a handheld CT2 telephone, selecting between main and auxiliary antennas based on RSSI. IC Role / Device Role / Timing Role: SPDT RF switch controlled by baseband MCU GPIO; toggles antenna path within 20 ns during slot boundary. Use Value: Achieves >60 dB isolation between antennas at 100 MHz, preventing desensitization and enabling seamless handover without added matching networks. |
Use Scenario: Software-defined radio front-end requiring dynamic selection between low-pass and band-pass filters for different modulation standards. IC Role / Device Role / Timing Role: Signal router placing either filter in series with the RF chain; enabled by logic level from FPGA configuration register. Use Value: Maintains consistent 50 Ω impedance across both filter paths (18 dB return loss at 400 MHz), eliminating insertion loss variation and calibration drift. |
| Digital Transceiver Front-End | FSK Transmitter Modulation |
Use Scenario: Replacing bulky duplexer in TDMA digital transceiver, separating TX and RX paths using time-division switching. IC Role / Device Role / Timing Role: High-isolation RF path selector synchronized to baseband timing engine; driven by ENCH1 with <5 ns jitter tolerance. Use Value: Delivers 60 dB isolation at 100 MHz and +18 dBm 1 dB compression-supporting 2 W PA output without intermodulation degradation. |
Use Scenario: Generating FSK signals by rapidly switching between two crystal oscillators (f1/f2) feeding a common power amplifier. IC Role / Device Role / Timing Role: Fast-switching RF multiplexer toggling oscillator outputs at symbol rate; controlled by UART-driven GPIO. Use Value: 20 ns switching enables clean frequency transitions with <165 mV p-p transient voltage-reducing spectral splatter and meeting FCC mask requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF SPDT switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Qorvo QM11036 | Wider bandwidth (DC–3.5 GHz), higher isolation (70 dB @ 1 GHz), but 3.3 V only and 2.5 mA supply current | Better suited for 2.4 GHz ISM band systems; not drop-in due to voltage and current mismatch | Select QM11036 only if operating above 1 GHz or requiring >65 dB isolation; verify 3.3 V supply and thermal derating |
| Skyworks SKY13350-374LF | Similar 50 Ω match and 1 GHz range, but uses 1.8 V logic interface and lacks internal OFF-channel termination | Requires external 50 Ω resistor on OFF port; better for ultra-low-voltage designs with existing 1.8 V GPIO | Choose SKY13350-374LF when migrating to 1.8 V systems; add 50 Ω termination resistor and recalculate layout parasitics |
Compared with QM11036 and SKY13350-374LF, the SA58643DP,118 uniquely combines 5 V TTL/CMOS compatibility, internal 50 Ω termination, and sub-200 µA quiescent current-making it optimal for legacy 5 V portable radios where board space and power budget are constrained.
Availability
SA58643DP,118 is available at Aetrix Electronics and suitable for digital transceiver front-ends, antenna switching modules, and FSK transmitter designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for SA58643DP,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and mobile applications.
The SA58643DP,118 belongs to NXP's RF front-end switch product line, engineered specifically for low-power, wideband signal routing in portable digital communication systems such as CT2 cordless telephones and TDMA transceivers.
FAQ
What is the maximum RF input power the SA58643DP,118 can handle without compression?
The SA58643DP,118 has a +18 dBm output power at 1 dB gain compression point at 300 MHz, meaning it maintains linear operation up to that RF power level. At 900 MHz, compression occurs at approximately +15 dBm. Exceeding these values causes measurable gain reduction and harmonic distortion, so system-level headroom should be maintained per Table 6 in the datasheet. The SA58643DP,118 is rated for 20 dBm absolute maximum RF power on INPUT, OUT1, or OUT2 pins.
Does the SA58643DP,118 require external termination resistors on the OFF channel?
No-the SA58643DP,118 incorporates internal 50 Ω termination on the OFF channel, eliminating the need for external resistors. This simplifies PCB layout and reduces component count. The internal termination is series-connected with the AC_GND (Pin 7) node, which must be bypassed to ground with a 0.01 µF capacitor placed as close as possible to the pin. External resistors are only required if matching to non-50 Ω impedances (e.g., 75 Ω video systems).
Can the SA58643DP,118 operate with a 3.3 V supply instead of 5 V?
Yes-the SA58643DP,118 supports 3.0 V to 5.5 V supply voltage per Table 4. At 3.3 V, insertion loss increases slightly (e.g., ~1.3 dB at 200 MHz vs. 1.0 dB at 5 V), and isolation decreases by ~5 dB at 1 GHz. The ENCH1 logic thresholds remain valid (VIH ≥ 2.0 V, VIL ≤ 0.8 V), so standard 3.3 V CMOS outputs drive it reliably. However, supply current drops to ~120 µA, improving battery life in 3.3 V systems.
How is the AC_GND (Pin 7) terminal used in the SA58643DP,118 circuit?
AC_GND (Pin 7) is a dedicated RF ground reference-not a DC ground-and must be decoupled to the main GND plane with a 0.01 µF ceramic capacitor placed within 1 mm of the pin. This provides low-impedance return for internal OFF-channel termination and minimizes asymmetry between channels. Incorrect placement (e.g., long trace or missing capacitor) degrades isolation above 500 MHz and causes mismatch in S21/S12 curves, as shown in Figure 9 of the datasheet. The SA58643DP,118 will not achieve specified RF performance without proper AC_GND implementation.
Is the SA58643DP,118 pin-compatible with other NXP RF switches like the SA605 or SA614?
No-the SA58643DP,118 is not pin-compatible with the SA605 (mixer) or SA614 (IF amplifier); those are functionally distinct ICs with different pinouts, power requirements, and signal paths. The SA58643DP,118 has a unique TSSOP8 pin assignment optimized for SPDT switching (e.g., INPUT on Pin 4, OUT1 on Pin 8, AC_GND on Pin 7). Substituting it for SA605 or SA614 would cause incorrect connections, signal routing failure, and potential damage. Always verify pin mapping against Table 2 in the SA58643DP,118 datasheet.
SA58643DP,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- RF Type:
- 802.11a/b/g/WiFi, WLAN
- Topology:
- Absorptive
- Circuit:
- SPDT
- Frequency Range:
- 0Hz ~ 1GHz
- Isolation:
- 30dB
- Insertion Loss:
- 2dB
- Test Frequency:
- 900MHz
- P1dB:
- 18dBm OP1dB
- IIP3:
- 33dBm
- Features:
- Single Line Control
- Impedance:
- 50Ohm
- Voltage - Supply:
- 3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
SA58643DP,118 FAQ
1.How can I place an order for SA58643DP,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for SA58643DP,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SA58643DP,118 reliable?
The price and inventory of SA58643DP,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SA58643DP,118 is usually 5 days.
3.What payment methods are accepted for SA58643DP,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SA58643DP,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SA58643DP,118?
SA58643DP,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SA58643DP,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SA58643DP,118?
For technical support, including SA58643DP,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SA58643DP,118 requirements.
6.How does Aetrix verify that SA58643DP,118 is sourced from the original manufacturer or authorized distributors?
All SA58643DP,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SA58643DP,118 meets industry standards.
7.What is the process for return or replacement of SA58643DP,118?
All SA58643DP,118 units undergo pre-shipment inspection (PSI). If there is an issue with SA58643DP,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SA58643DP,118 part is unused and in its original packaging.
Return procedure for SA58643DP,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SA58643DP,118 Tags

-
BGS13SN8E6327XTSA1
Infineon Technologies

-
BGS12WN6E6327XTSA1
Infineon Technologies

-
BGS12P2L6E6327XTSA1
Infineon Technologies

-
BGS12PN10E6327XTSA1
Infineon Technologies

-
NJG1801K75-TE1
Nisshinbo Micro Devices Inc.

-
BGS14PN10E6327XTSA1
Infineon Technologies

-
SKY13348-374LF
Skyworks Solutions Inc.

-
4259-63
pSemi

-
PE42421SCAA-Z
pSemi

-
AS179-92LF
Skyworks Solutions Inc.

-
SKY13351-378LF
Skyworks Solutions Inc.

-
AS215-92LF
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

