NXP Semiconductors SA601DK,112
- Part No.:
- SA601DK,112
- Manufacturer:
- NXP Semiconductors
- Category:
- RF Mixers
- Package:
- 20-LSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SA601DK,112.pdf
- Description:
- IC MIXER LNA 1GHZ 20SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,343
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SA601DK,112 from NXP Semiconductors (formerly Philips Semiconductors) is a monolithic 800–1200 MHz RF front-end IC integrating a low-noise amplifier (LNA) and double-balanced mixer in a single 20-pin SSOP package. It delivers 11.5 dB LNA gain, 1.6 dB noise figure at 900 MHz, and −2 dBm input IP3, operating from a 2.7–5.5 V supply with 7.4 mA nominal current. It is designed for 900 MHz cellular and cordless receiver front-ends requiring high linearity and low power.
For engineers reviewing the SA601DK,112 datasheet, SA601DK,112 pinout, SA601DK,112 application, or SA601DK,112 equivalent, this page provides verified functional specifications, temperature-stable gain behavior, mixer power-down capability, LO drive requirements, and real-world RF isolation metrics critical for 900 MHz transceiver design and layout validation.
Technical Context
The SA601DK,112 integrates a cascode LNA with on-chip temperature and supply-voltage compensation, achieving ±0.2 dB gain variation over −40 to +85°C and ≤0.5 dB change from 3 V to 5 V. Its mixer employs passive power combining and accepts external −7 dBm LO drive at 964 MHz, delivering 19.5 dB voltage conversion gain and 9.5 dB SSB noise figure at 83 MHz IF.
RF signal flow is strictly partitioned: LNA output feeds mixer RF input via internal isolation of −40 dB, while LO feedthrough to IF is −25 dB and to LNA input is −40 dB. Mixer power-down (Pin 7) reduces total supply current from 7.4 mA to 4.4 mA by disabling mixer bias without affecting LNA operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LNA Noise Figure | 1.6 dB at 900 MHz - enables high sensitivity in weak-signal 900 MHz receivers |
| LNA Gain | 11.5 dB at 900 MHz - provides sufficient pre-mix amplification before conversion loss |
| Mixer Input IP3 | −2 dBm at 900 MHz - supports robust two-tone handling in crowded cellular bands |
| Supply Current | 7.4 mA nominal at 3 V - enables battery-powered portable 900 MHz receivers |
| Operating Frequency | 800–1200 MHz RF range - covers GSM, AMPS, NADC, CT1/CT2 standards |
| LO Drive Level | −7 dBm at 964 MHz - eliminates need for external LO buffer amplifier |
| IF Output Frequency | 83 MHz center - matches standard IF filter and demodulator stages |
| Gain Stability | ±0.2 dB over −40 to +85°C - removes need for gain calibration in industrial environments |
Pinout & Package
SA601DK,112 is housed in a 20-pin plastic shrink small outline package (SSOP), body width 4.4 mm, per SOT266-1 outline. Pin pitch is 0.65 mm; package is surface-mount compatible and rated for −40 to +85°C ambient operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 10, 11, 14, 15, 18, 19 | VCC | Primary 2.7–5.5 V supply connections - multiple pins reduce IR drop and improve PSRR |
| 2, 4, 6, 9, 12, 13, 16, 17, 20 | GND | Dedicated ground terminals - separate LNA/mixer/LO grounds minimize coupling and noise |
| 3 | LNA OUT | Single-ended RF output - directly drives mixer RF input with −40 dB isolation |
| 5 | MIXER IN | RF input to mixer core - requires external matching network for optimal S11 |
| 7 | MIXER PWRDN | Active-low mixer disable - pulls to GND to reduce current by 3 mA |
| 18, 19 | LOIN1 / LOIN2 | Differential LO input pair - accepts −7 dBm drive; internal termination enables single-ended LO use |
| 8, 9 | MIXER OUT | Differential IF outputs - optimized for 1 kΩ high-Z load at 83 MHz |
| 13 | LNA IN | RF input port - 50 Ω matched with external L/C network per Figure 5 |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LNA + Mixer | Reduces component count and board area in 900 MHz front-ends versus discrete solutions |
| On-chip gain stabilization | Eliminates external temperature-compensation circuitry across −40 to +85°C |
| Mixer power-down mode | Saves 3 mA supply current without degrading LNA performance or requiring PCB changes |
| Passive power-combining mixer | Delivers 19.5 dB voltage conversion gain without added DC bias or IP3 degradation |
| LO feedthrough suppression | −40 dB LO-to-LNA input isolation prevents LO leakage from desensitizing LNA |
| External LO drive support | Accepts −7 dBm LO without buffer - simplifies local oscillator design and reduces BOM cost |
Applications
| 900 MHz Cellular Front-End | 900 MHz Cordless Phone Receiver |
|---|---|
Use Scenario: Base station and mobile handset RF front-end in GSM/AMPS/NADC systems operating at 881–964 MHz. IC Role / Device Role / Timing Role: LNA amplifies weak antenna signals; mixer downconverts to 83 MHz IF with minimal added noise and distortion. Use Value: 1.6 dB NF and −2 dBm IP3 ensure adequate dynamic range and sensitivity for multi-user TDMA/FDMA environments. | Use Scenario: CT1/CT2 cordless telephone base unit receiving 890–915 MHz signals. IC Role / Device Role / Timing Role: Single-chip front-end performs low-noise amplification and frequency translation to fixed IF. Use Value: 7.4 mA supply current and integrated matching enable compact, low-power indoor base stations. |
| ISM Band Receiver | Wireless Security Sensor Hub |
Use Scenario: 902–928 MHz ISM band receiver in industrial telemetry and remote monitoring. IC Role / Device Role / Timing Role: High-linearity front-end rejects strong adjacent-channel interferers while detecting low-level sensor transmissions. Use Value: −2 dBm input IP3 and −25 dB LO-to-IF feedthrough prevent false triggers and maintain link reliability. | Use Scenario: Battery-powered security sensor gateway receiving periodic 914 MHz alarm packets. IC Role / Device Role / Timing Role: LNA remains active for wake-up listening; mixer powers down between scheduled receive windows. Use Value: Mixer PWRDN (Pin 7) cuts current to 4.4 mA during idle, extending battery life in duty-cycled operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF front-end applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX2682EUT+T | Higher 2.5 V min supply; 1.3 dB NF but only 14.5 dB gain; no integrated mixer | Requires external mixer and LO buffer; better for ultra-low-noise standalone LNA use | Select when lowest possible NF is required and system can accommodate discrete mixer integration |
| SKY65111-348LF | Integrated LNA + mixer + PA; 3.3 V only; 2.2 dB NF; −1 dBm IP3; 12 mA current | Full transceiver front-end; higher current and lower linearity than SA601DK,112 | Select when bidirectional operation and transmit path integration are needed in same package |
Compared with MAX2682EUT+T and SKY65111-348LF, the SA601DK,112 uniquely balances ultra-low noise (1.6 dB), high gain (11.5 dB), integrated mixing, and ultra-low 7.4 mA supply current - making it optimal for receive-only, battery-sensitive 900 MHz applications where discrete LO drive and thermal stability are critical.
Availability
SA601DK,112 is available at Aetrix Electronics and suitable for 900 MHz cellular infrastructure, cordless telephony, and ISM-band wireless sensor applications requiring stable component supply, long-lifecycle support, and consistent parametric performance across temperature.
Supply support for SA601DK,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips Semiconductors in 2006, specializing in secure connectivity solutions for automotive, industrial, and communication markets.
The SA601DK,112 belongs to NXP's legacy RF front-end product line, originally developed for high-performance, low-power 900 MHz receiver architectures in cellular and cordless communications systems.
FAQ
What is the recommended supply voltage range for stable operation of the SA601DK,112?
The SA601DK,112 operates reliably across a 2.7 V to 5.5 V supply range. At 3 V, it draws 7.4 mA nominal current and achieves specified LNA gain (11.5 dB), noise figure (1.6 dB), and mixer conversion gain (19.5 dB). Gain variation remains within ±0.5 dB from 3 V to 5 V due to on-chip supply compensation, making the SA601DK,112 suitable for both battery-powered and regulated supply designs.
How does the SA601DK,112 achieve its 1.6 dB noise figure at 900 MHz?
The SA601DK,112 achieves 1.6 dB noise figure through optimized cascode LNA topology with intrinsic 7 dB input return loss and precise noise matching. External L/C matching (e.g., 2.7 pF and 56 nH per Figure 3) improves S11 to −10 dB at 881 MHz, aligning the impedance for minimum noise source reflection. This configuration is validated in the SA601DK,112 datasheet and yields the specified 1.6 dB NF at 900 MHz under 3 V, 25°C conditions.
Can the SA601DK,112 be used with a single-ended LO source?
Yes - the SA601DK,112 accepts single-ended LO drive at either LOIN1 (Pin 18) or LOIN2 (Pin 19), with the other pin AC-grounded. The internal LO port is designed for −7 dBm drive level at 964 MHz. Using a 4.7 nH inductor in place of R1 and adjusting C3 improves LO return loss, enabling reliable operation even with −10 dBm LO input, as documented for the SA601DK,112 in its application circuit guidelines.
What is the function of Pin 7 (MIXER PWRDN) on the SA601DK,112?
Pin 7 is the active-low mixer power-down control. When pulled to GND, it disables the mixer core while leaving the LNA fully operational, reducing total supply current from 7.4 mA to 4.4 mA - a 3 mA saving. This feature allows the SA601DK,112 to maintain RF receive readiness with minimal power overhead during idle periods, a key advantage in duty-cycled 900 MHz receivers.
Does the SA601DK,112 require external matching components for optimal RF performance?
Yes - external L/C networks are required for optimal LNA input match (S11), LNA output to mixer input interface, and mixer RF input match (S11M). The SA601DK,112 datasheet specifies component values (e.g., 2.7 pF and 56 nH for LNA IN; 4.7 pF for MIXER IN) to achieve −10 dB return loss and full specification compliance. Without these, measured S11 degrades to −7 dB and noise figure increases to ~1.4 dB, as noted in the SA601DK,112 circuit technology section.
SA601DK,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 20-LSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- RF Type:
- -
- Frequency:
- 1GHz
- Number of Mixers:
- 1
- Gain:
- 11.5dB
- Noise Figure:
- 1.6dB
- Secondary Attributes:
- -
- Current - Supply:
- 7.4mA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
SA601DK,112 FAQ
1.How can I place an order for SA601DK,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for SA601DK,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SA601DK,112 reliable?
The price and inventory of SA601DK,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SA601DK,112 is usually 5 days.
3.What payment methods are accepted for SA601DK,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SA601DK,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SA601DK,112?
SA601DK,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SA601DK,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SA601DK,112?
For technical support, including SA601DK,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SA601DK,112 requirements.
6.How does Aetrix verify that SA601DK,112 is sourced from the original manufacturer or authorized distributors?
All SA601DK,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SA601DK,112 meets industry standards.
7.What is the process for return or replacement of SA601DK,112?
All SA601DK,112 units undergo pre-shipment inspection (PSI). If there is an issue with SA601DK,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SA601DK,112 part is unused and in its original packaging.
Return procedure for SA601DK,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SA601DK,112 Tags

-
MAX2671EUT+T
Analog Devices Inc./Maxim Integrated

-
ADEX-10+
Mini-Circuits

-
ADE-2+
Mini-Circuits

-
ADE-1+
Mini-Circuits

-
LT5560EDD#PBF
Analog Devices Inc.

-
LT5560EDD#TRPBF
Analog Devices Inc.

-
LTC5562IUC#TRPBF
Analog Devices Inc.

-
MAX2681EUT+T
Analog Devices Inc./Maxim Integrated

-
ADE-1ASK+
Mini-Circuits

-
ADE-1L+
Mini-Circuits

-
ADL5350ACPZ-R7
Analog Devices Inc.

-
AD608ARZ-RL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

