NXP Semiconductors SAA7103H/V4,518
- Part No.:
- SAA7103H/V4,518
- Manufacturer:
- NXP Semiconductors
- Category:
- Encoders, Decoders, Converters
- Package:
- 44-QFP
- Datasheet:
-
SAA7103H/V4,518.pdf
- Description:
- IC DIGITAL VIDEO ENCODER 44QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SAA7103H/V4,518 from NXP Semiconductors (formerly Philips Semiconductors) is a monolithic CMOS digital video encoder IC that converts PC graphics data up to 800 × 600 @ 60 Hz into analog PAL/NTSC CVBS, S-video, or RGB-SCART outputs. It integrates a programmable scaler, anti-flicker filter, triple 10-bit DACs, on-chip 27 MHz crystal oscillator, and I²C-bus control interface - enabling flicker-free TV display with underscan control and hardware cursor overlay in embedded PC-to-TV video interface applications.
For engineers reviewing the SAA7103H/V4,518 datasheet, SAA7103H/V4,518 pinout, SAA7103H/V4,518 application, or SAA7103H/V4,518 equivalent, this page delivers verified technical context, exact QFP44 pin mapping, real-world use cases for PC graphics encoding, and validated alternative options for legacy video interface design.
Technical Context
The SAA7103H/V4,518 implements a dual-path video processing architecture: one path processes non-interlaced RGB or 4:2:2 Y-CB-CR input through horizontal/vertical scalers and anti-flicker filtering before NTSC/PAL encoding; the other bypasses scaling to deliver auxiliary VGA RGB output at ≤45 MHz pixel clock. Its 27 MHz crystal-stable subcarrier generation ensures precise 13.5 MHz color burst timing compliant with ITU-R BT.470-3 and RS-170-A standards.
All three 10-bit DACs operate at 27 MHz sample rate with independent reference current control (via RSET and DUMP pins), supporting simultaneous CVBS (BLUE/CB/CVBS, GREEN/VBS/CVBS, RED/CR/C), TTL composite sync, and non-interlaced RGB outputs. The device supports double-edge clocking for 16-bit 4:2:2 input, programmable sync phase alignment, and optional VBI data insertion including teletext (line 23), VPS (line 16), and closed caption (line 21).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution Support | Up to 800 × 600 @ 50/60 Hz; enables full-screen PC graphics display on standard TVs without cropping. |
| DAC Resolution | 10-bit per channel (RGB/CVBS); provides 1024-level grayscale/color fidelity and low differential linearity error (±1 LSB). |
| Pixel Clock Range | ≤45 MHz (double-edged); supports high-bandwidth VGA sources and enables auxiliary monitor mode. |
| Analog Supply | VDDA1/VDDA2 = 3.3 V ±150 mV; powers DACs and oscillator; requires separate analog ground (VSSA1). |
| Digital Supply | VDDD1/VDDD2 = 3.3 V ±300 mV; powers core logic and I²C interface; 5 V tolerant I/Os simplify level translation. |
| Input Format Support | Non-interlaced RGB (4:4:4) or Y-CB-CR (4:2:2); includes strapping-pin-selectable format bootstrapping. |
| Control Interface | Fast-mode I²C-bus (400 kHz); enables register configuration, LUT loading, cursor upload, and VBI data programming. |
Pinout & Package
Package: Plastic Quad Flat Package (QFP44), 10 × 10 × 1.75 mm body, 44 leads, SOT307-2 footprint. Compatible with SAA7102H but not pin-compatible with LBGA156 variants.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| RESET | Asynchronous reset input | Active-low signal initializes internal registers and forces I²C-bus into receive state; requires ≥2 crystal clock pulses. |
| SCL / SDA | I²C-bus serial interface | 400 kHz bidirectional control port for configuration, gamma LUT loading, cursor bitmaps, and VBI data injection. |
| PIXCLKI / PIXCLKO | Pixel clock domain interface | Input accepts up to 45 MHz graphics clock; output feeds back to video controller for timing synchronization. |
| BLUE_CB_CVBS / GREEN_VBS_CVBS / RED_CR_C | Analog video outputs | Three independent 10-bit DAC outputs supporting CVBS composite, S-video (Y/C), or RGB-SCART with TTL sync. |
| RSET / DUMP | DAC reference current control | RSET sets DAC reference via 1 kΩ to analog ground; DUMP provides second reference via 12 Ω for fine amplitude tuning. |
| XTALI / XTALO | On-chip oscillator interface | Supports fundamental or 3rd-harmonic 27 MHz crystal; eliminates need for external clock generator. |
| HSM_CSYNC / VSM | Auxiliary sync outputs | Generate non-interlaced H/V sync for second VGA monitor when scaler is bypassed (bypass mode). |
Key Features
| Feature | Design Value |
|---|---|
| Programmable scaler + anti-flicker filter | Enables flicker-free interlaced TV display from non-interlaced PC graphics; supports 1:1 to 1:2 downscaling and ≤20% upscaling. |
| Triple 10-bit DACs with independent gain | Delivers CVBS, S-video, and RGB outputs simultaneously; each DAC's reference current is adjustable for optimal signal swing matching. |
| Hardware cursor overlay | 32 × 32 pixel cursor with programmable colors and hot-spot positioning; loaded via I²C or pixel data port without CPU overhead. |
| RGB Look-Up Table (3 × 256 bytes) | Enables per-channel gamma correction or color space transformation; loaded via I²C or embedded in video stream pre-active line. |
| VBI data encoding engine | Inserts teletext (line 23), VPS (line 16), and closed caption (line 21) using crystal-synchronized timing; no external encoder required. |
Applications
| PC-to-TV Video Interface | Legacy Graphics Adapter Output |
|---|---|
|
Use Scenario: Integrating desktop PC graphics output into consumer TV systems via SCART or RCA connectors in set-top boxes or all-in-one PCs. IC Role / Device Role / Timing Role: Digital video encoder converting non-interlaced RGB/Y-CB-CR to PAL/NTSC-compliant analog signals with crystal-stable 13.5 MHz subcarrier timing. Use Value: Eliminates need for external scaler or sync generator; supports underscan adjustment to prevent TV overscan loss of UI elements. |
Use Scenario: Upgrading legacy ISA/PCI graphics cards to support composite/S-video output for kiosk, point-of-sale, or industrial HMI displays. IC Role / Device Role / Timing Role: Standalone encoder interfacing directly to VGA controller's pixel bus; handles timing conversion from PIXCLK to 27 MHz DAC clock domain. Use Value: Enables cost-effective retrofit of older systems with TV-out capability while maintaining full 800×600 resolution support. |
| Auxiliary VGA Monitor Path | Teletext-Enabled Broadcast Interface |
|
Use Scenario: Providing secondary non-interlaced RGB output for dual-monitor setups where primary display is LCD and secondary is CRT-based VGA monitor. IC Role / Device Role / Timing Role: Bypass mode driver delivering RGB + H/V sync at ≤45 MHz pixel clock; uses PIXCLKO as feedback clock to source. Use Value: Delivers flicker-free auxiliary display without requiring additional video controller resources or memory bandwidth. |
Use Scenario: Embedding teletext data streams into broadcast-ready video signals for cable head-end or regional broadcast equipment. IC Role / Device Role / Timing Role: Real-time VBI encoder accepting 27 MHz-sampled bitstream on TTX_SRES; inserts WST/NABTS data into line 23 with programmable window. Use Value: Reduces system complexity by integrating teletext encoding into main video path - no FPGA or dedicated encoder IC needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital video encoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SAA7102H | Same QFP44 package and pinout; lacks Macrovision 7.01 copy protection; identical scaler, DAC, and VBI functionality. | Valid for all PAL/NTSC encoding use cases except those requiring Pay-per-View copy protection. | Select SAA7102H when Macrovision compliance is unnecessary and cost optimization is prioritized. |
| ADV7170KSTZ | Single 10-bit DAC (CVBS only); no integrated scaler, no RGB output, no VBI encoding; requires external clock and sync generation. | Only suitable for basic composite video output - cannot replace SAA7103H/V4,518 in RGB/SCART or auxiliary VGA applications. | Choose ADV7170KSTZ only for minimal-cost CVBS-only designs where scaling, RGB, and VBI features are omitted. |
Compared with SAA7102H, the SAA7103H/V4,518 adds Macrovision 7.01 support for pay-per-view content; compared with ADV7170KSTZ, it delivers full feature integration - eliminating external components for scaling, RGB output, and VBI data insertion - reducing BOM count and layout complexity.
Availability
SAA7103H/V4,518 is available at Aetrix Electronics and suitable for PC-to-TV interface modules, legacy graphics adapter upgrades, auxiliary VGA output paths, teletext-enabled broadcast encoders, and industrial HMI video subsystems requiring stable component supply across extended product lifecycles.
Supply support for SAA7103H/V4,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, is a global leader in high-performance analog and mixed-signal ICs for automotive, industrial, and consumer applications.
The SAA7103H/V4,518 belongs to NXP's legacy video interface product line, designed specifically for bridging PC graphics architectures to analog TV standards with integrated timing, scaling, and broadcast-compliant VBI encoding.
FAQ
What video standards does the SAA7103H/V4,518 support?
The SAA7103H/V4,518 supports NTSC M and PAL B/G analog video standards with crystal-stable 13.5 MHz subcarrier generation. It complies with RS-170-A and ITU-R BT.470-3 luminance/chrominance filtering requirements and enables flicker-free interlaced display via its programmable vertical scaler and anti-flicker filter. The SAA7103H/V4,518 does not support SECAM or digital broadcast standards like HDMI or DVI.
Does the SAA7103H/V4,518 require an external crystal?
Yes - the SAA7103H/V4,518 requires a 27 MHz crystal connected between XTALI and XTALO pins. It supports both fundamental-mode and 3rd-harmonic crystals, and the on-chip oscillator eliminates the need for external clock generation circuitry. No external PLL or frequency synthesizer is required, as all internal clocks - including pixel clock synthesis - derive from this crystal source.
Can the SAA7103H/V4,518 drive both CVBS and RGB outputs simultaneously?
Yes - the SAA7103H/V4,518 drives CVBS (composite), S-video (Y/C), and RGB outputs concurrently via its three independent 10-bit DACs. BLUE_CB_CVBS, GREEN_VBS_CVBS, and RED_CR_C pins provide analog outputs that can be routed to separate connectors (e.g., RCA for CVBS, SCART for RGB). All outputs share the same 27 MHz sampling clock and exhibit matched group delay for synchronized display.
How is the hardware cursor configured on the SAA7103H/V4,518?
The SAA7103H/V4,518 supports a 32 × 32 pixel hardware cursor with programmable colors and hot-spot positioning. Cursor bitmap data (256 bytes, 2 bits per pixel) is loaded either via I²C-bus write to dedicated registers or embedded in the pixel data stream two lines before the first active line. Cursor position, transparency mode (CMODE), and color registers are fully configurable through the I²C interface without CPU intervention during operation.
Is the SAA7103H/V4,518 pin-compatible with the SAA7102H?
Yes - the SAA7103H/V4,518 and SAA7102H share identical QFP44 packaging (SOT307-2), pinout, and electrical interface. They differ only in firmware-level Macrovision support: SAA7103H/V4,518 includes Macrovision Pay-per-View copy protection rev. 7.01, while SAA7102H does not. All register maps, timing diagrams, and application circuits remain functionally interchangeable for non-Macrovision use cases.
SAA7103H/V4,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 44-QFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Video Encoder
- Applications:
- Graphics Controller
- Voltage - Supply, Analog:
- 3.15V ~ 3.45V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PQFP (10x10)
SAA7103H/V4,518 FAQ
1.How can I place an order for SAA7103H/V4,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for SAA7103H/V4,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SAA7103H/V4,518 reliable?
The price and inventory of SAA7103H/V4,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SAA7103H/V4,518 is usually 5 days.
3.What payment methods are accepted for SAA7103H/V4,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SAA7103H/V4,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SAA7103H/V4,518?
SAA7103H/V4,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SAA7103H/V4,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SAA7103H/V4,518?
For technical support, including SAA7103H/V4,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SAA7103H/V4,518 requirements.
6.How does Aetrix verify that SAA7103H/V4,518 is sourced from the original manufacturer or authorized distributors?
All SAA7103H/V4,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SAA7103H/V4,518 meets industry standards.
7.What is the process for return or replacement of SAA7103H/V4,518?
All SAA7103H/V4,518 units undergo pre-shipment inspection (PSI). If there is an issue with SAA7103H/V4,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SAA7103H/V4,518 part is unused and in its original packaging.
Return procedure for SAA7103H/V4,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SAA7103H/V4,518 Tags

-
MCP2120T-I/SL
Microchip Technology

-
LICAL-ENC-MS001
TE Connectivity Linx

-
TW9990AT-NA1-GR
Renesas Electronics Corporation

-
TVP5151IPBSR
Texas Instruments

-
TVP5150AM1IPBSR
Texas Instruments

-
LICAL-DEC-MS001-T
TE Connectivity Linx

-
ADV7391BCPZ
Analog Devices Inc.

-
ADV7393BCPZ-REEL
Analog Devices Inc.

-
ADV7393BCPZ
Analog Devices Inc.

-
ADV7391WBCPZ
Analog Devices Inc.

-
ADV7181DBCPZ
Analog Devices Inc.

-
ADV7181CBSTZ-REEL
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

