Microchip Technology SAM9X60D6K-I/4GB
- Part No.:
- SAM9X60D6K-I/4GB
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 196-TFBGA
- Datasheet:
-
SAM9X60D6K-I/4GB.pdf
- Description:
- IC MPU SAM9X 600MHZ 196TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:318
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SAM9X60D6K-I/4GB from Microchip Technology is a System-in-Package (SIP) microprocessor integrating an ARM926EJ-S core running at 600 MHz, 64 Mbit SDR-SDRAM (3.3 V), 64 KB internal SRAM, and hardware cryptography accelerators (AES-256, SHA-512, TRNG). It targets resource-constrained industrial HMI, portable medical devices, and Linux-capable edge controllers requiring compact footprint and integrated memory.
For engineers reviewing the SAM9X60D6K-I/4GB datasheet, SAM9X60D6K-I/4GB pinout, SAM9X60D6K-I/4GB application, or SAM9X60D6K-I/4GB equivalent, key selection criteria include its TFBGA196 package (11×11 mm², 0.65 mm pitch), 12-bit ADC with touchscreen support, dual Ethernet MACs, two CAN controllers, and secure boot via OTP-configurable bootloader - all validated for -40°C to +85°C operation.
Technical Context
The SAM9X60D6K-I/4GB implements a single-core ARM926EJ-S processor with MMU, 32 KB I-cache and 32 KB D-cache, enabling full Linux kernel execution. Its memory subsystem includes a dedicated 16-bit SDR-SDRAM interface (CAS latency 2/3, 4K refresh/16 ms) and an 8-bit NAND Flash controller with 24-bit PMECC.
Peripherals are organized across thirteen FLEXCOMs (USART/SPI/TWI), dual 10/100 Mbps Ethernet MACs (MII/RMII), LCD controller supporting up to 1024×768@60 fps, and a 12-channel 12-bit ADC with 4/5-wire resistive touchscreen interface - all managed by a multi-layer AHB MATRIX bus and XDMAC DMA controller.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM926EJ-S @ 600 MHz with MMU, enabling full Linux OS deployment on embedded systems |
| Integrated Memory | 64 Mbit SDR-SDRAM (1 Mword × 4 banks × 16 bits, 3.3 V ±0.3 V) co-packaged in SIP |
| Internal RAM | 64 KB SRAM0 (single-cycle access) + 4 KB SRAM1 (OTP-emulated backup) |
| Cryptography | AES-256/192/128, SHA-1/224/256/384/512, TDES, and NIST SP800-22-compliant TRNG |
| ADC | 12-bit, 12-channel with integrated 4/5-wire resistive touchscreen controller |
| Package | TFBGA196, 11×11 mm², 0.65 mm pitch, optimized for 4-layer PCB layout |
| Operating Temp | -40°C to +85°C ambient, supporting industrial-grade reliability without derating |
Pinout & Package
Package: TFBGA196, 11×11 mm², 0.65 mm ball pitch, 196-ball configuration with dedicated DDRM_VDD/VSS, VDDANA, VDDIOP0/IOP1, VDDNF, and VDDIN33 power domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA31, PB0–PB25, PC0–PC31, PD0–PD21 | Programmable I/O lines (up to 112 total) | Multiplexed with peripherals including FLEXCOM, SDMMC, EMAC, ISI, LCD, PWM, and ADC; each supports pull-up/pull-down, Schmitt trigger, and interrupt-on-change |
| DDRM_VDD / DDRM_VSS | SDR-SDRAM I/O power supply | 3.3 V supply domain for 16-bit SDR-SDRAM interface; requires separate decoupling per datasheet Section 8.1 |
| ADVREFP / ADVREFN | Analog reference inputs | Differential reference pair for 12-bit ADC; enables ratiometric measurement accuracy and noise rejection |
| NANDOE / NANDWE / NANDALE / NANDCLE | NAND Flash control signals | Direct 8-bit NAND interface on D16–D23 with hardware ECC (24-bit PMECC) and error location (PMERRLOC) |
| LCDDAT0–LCDDAT23 | LCD data bus | 24-bit RGB parallel output supporting up to 1024×768 resolution; synchronized with LCDVSYNC, LCDHSYNC, LCDPCK |
Key Features
| Feature | Design Value |
|---|---|
| Secure Bootloader | 64 KB ROM with OTP-selectable boot sources (NAND, SD card, SPI/QSPI flash), enforcing chain-of-trust at power-on |
| Hardware Crypto Engine | Dedicated AES/SHA/TDES accelerators offload CPU during TLS, firmware signing, and secure storage operations |
| Low-Power Modes | ULP0 (Very Slow Clock) and ULP1 (No-Clock) modes with sub-10 µA retention current and fast wake-up from GPIO/RTC |
| EMI-Optimized PHY | Slew-rate-controlled I/Os, impedance-calibrated DDR drivers, and spread-spectrum PLLs reduce radiated emissions |
| Peripheral Flexibility | 13 FLEXCOMs configurable as USART/SPI/TWI; 4 independent PWM channels; dual Ethernet with RMII/MII support |
Applications
| Industrial HMI | Portable Medical Device |
|---|---|
Use Scenario: Standalone panel-mounted operator interface with touch screen, Ethernet connectivity, and local data logging. IC Role / Device Role / Timing Role: Main application processor executing Linux-based Qt GUI, managing resistive touchscreen input, driving 800×480 LCD, and handling Modbus TCP over dual Ethernet ports. Use Value: Integrated 64 Mbit SDR-SDRAM eliminates external memory routing complexity; hardware crypto secures patient data at rest and in transit. | Use Scenario: Battery-powered vital signs monitor with ECG/SpO₂ acquisition, Bluetooth LE gateway, and local display. IC Role / Device Role / Timing Role: Central controller acquiring analog sensor data via 12-bit ADC with touchscreen overlay, running real-time signal processing, and managing low-power sleep cycles. Use Value: ULP0/ULP1 modes extend battery life; integrated TRNG and AES-256 enable HIPAA-compliant data encryption without external security IC. |
| Linux-Based Edge Gateway | Automated Test Equipment |
Use Scenario: DIN-rail mounted field gateway aggregating CAN bus sensor nodes, forwarding data to cloud via Ethernet/Wi-Fi bridge. IC Role / Device Role / Timing Role: Host processor running Yocto Linux, managing two CAN controllers, dual Ethernet interfaces, and secure OTA firmware updates. Use Value: Dual CAN + dual Ethernet + hardware crypto allows deterministic real-time communication and secure remote management without external transceivers or co-processors. | Use Scenario: Compact benchtop instrument with programmable digital I/O, analog stimulus generation, and USB/Ethernet host connectivity. IC Role / Device Role / Timing Role: Real-time controller executing test sequences, generating PWM waveforms, capturing ADC measurements, and interfacing with PC via USB device/host. Use Value: 12-channel ADC with touchscreen support enables integrated UI and stimulus feedback; quad PWM channels drive precision analog outputs directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SAM9X60D1G-I/4GB | Replaces 64 Mbit SDR-SDRAM with 1 Gbit DDR2-SDRAM (1.8 V); uses TFBGA233 (14×14 mm², 0.8 mm pitch) | Targets Linux applications needing >128 MB RAM; requires DDR2 layout rules (termination, length matching) | Select when higher memory bandwidth and capacity are required; not drop-in due to package and voltage differences |
| i.MX6ULL | ARM Cortex-A7 @ 900 MHz, no integrated RAM, requires external DDR3L; larger footprint (289-ball BGA) | Higher performance for multimedia or multi-threaded workloads; lacks integrated crypto acceleration and secure boot ROM | Choose for Cortex-A ecosystem compatibility or when external DDR3L is already in design; adds BOM and layout complexity |
Compared with SAM9X60D1G-I/4GB and i.MX6ULL, the SAM9X60D6K-I/4GB offers lowest PCB layer count (4-layer compatible), smallest SIP footprint (11×11 mm²), and highest integration of secure boot + crypto + touchscreen ADC - ideal for cost-sensitive, space-constrained industrial designs.
Availability
SAM9X60D6K-I/4GB is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, Linux-based edge gateways, and automated test equipment requiring stable component supply and long-term manufacturability.
Supply support for SAM9X60D6K-I/4GB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, FPGA, and security solutions, with deep expertise in embedded control and industrial-grade reliability.
The SAM9X60 SIP product line integrates ARM9 processors with memory and peripherals into single-package solutions targeting cost-sensitive, space-constrained industrial and IoT edge applications requiring Linux support and hardware security.
FAQ
What is the memory configuration of the SAM9X60D6K-I/4GB?
The SAM9X60D6K-I/4GB integrates 64 Mbit SDR-SDRAM (1 Mword × 4 banks × 16 bits) operating at 3.3 V ±0.3 V, alongside 64 KB internal SRAM0 and 4 KB SRAM1. This configuration supports lightweight Linux distributions and real-time bare-metal applications without external DRAM routing. The SAM9X60D6K-I/4GB datasheet specifies CAS latency options of 2 or 3 and 4K refresh cycles per 16 ms.
Does the SAM9X60D6K-I/4GB support secure boot, and how is it implemented?
Yes, the SAM9X60D6K-I/4GB implements secure boot via a 64 KB ROM-resident bootloader that validates firmware signatures before execution. Boot source (NAND, SD card, SPI/QSPI flash) is selected using OTP bits, and cryptographic verification uses integrated AES-256, SHA-512, and TRNG engines. This ensures tamper-resistant firmware loading - a core capability documented in the SAM9X60D6K-I/4GB datasheet Section "Boot Process" and "Security Features".
What package type and ball count does the SAM9X60D6K-I/4GB use?
The SAM9X60D6K-I/4GB uses a 196-ball TFBGA package measuring 11×11 mm² with 0.65 mm pitch, optimized for 4-layer PCB layouts. This differs from DDR2 variants (e.g., SAM9X60D1G-I/4GB) which use 233-ball TFBGA. Pinout details, including DDRM_VDD/VSS, ADVREFP/N, and LCDDAT0–23 assignments, are fully specified in the SAM9X60D6K-I/4GB datasheet Section 6.2 "Ballout".
Can the SAM9X60D6K-I/4GB interface with both NAND Flash and SD cards?
Yes, the SAM9X60D6K-I/4GB supports NAND Flash via an 8-bit interface on D16–D23 with hardware 24-bit PMECC and error location (PMERRLOC), and two 4-bit SDMMC controllers supporting SD card, eMMC, and SDIO up to 52 MHz. Both interfaces are independently configurable and usable simultaneously - confirmed in the SAM9X60D6K-I/4GB Configuration Summary (Table 3-1) and Peripheral section of the datasheet.
What is the maximum resolution supported by the LCD controller in the SAM9X60D6K-I/4GB?
The LCD controller in the SAM9X60D6K-I/4GB supports resolutions up to 1024×768 pixels at 60 fps with 24-bit RGB output (LCDDAT0–23). It includes overlay, alpha-blending, rotation, scaling, and color conversion features. This capability is explicitly listed under "Peripherals" in the SAM9X60D6K-I/4GB datasheet and verified in the Block Diagram (Figure 4-1) and Configuration Summary (Table 3-1).
SAM9X60D6K-I/4GB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 196-TFBGA
- Series:
- SAM9X
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- SDR, LPDDR, LPSDR, SRAM
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- Keyboard, LCD, Touchscreen
- Ethernet:
- 10/100Mbps (2)
- SATA:
- -
- USB:
- USB 2.0 (5)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- Boot Security, Cryptography, Memory Scrambling, Secure JTAG, Secure Key Storage, Secure RTC, Tamper Pins
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 196-TFBGA (11x11)
- Additional Interfaces:
- CAN, EBI/EMI, I2C, MMC/SD/SDIO, SPI, SSC, UART/USART
SAM9X60D6K-I/4GB FAQ
1.How can I place an order for SAM9X60D6K-I/4GB through Aetrix?
Please submit a Request for Quotation (RFQ) for SAM9X60D6K-I/4GB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SAM9X60D6K-I/4GB reliable?
The price and inventory of SAM9X60D6K-I/4GB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SAM9X60D6K-I/4GB is usually 5 days.
3.What payment methods are accepted for SAM9X60D6K-I/4GB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SAM9X60D6K-I/4GB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SAM9X60D6K-I/4GB?
SAM9X60D6K-I/4GB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SAM9X60D6K-I/4GB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SAM9X60D6K-I/4GB?
For technical support, including SAM9X60D6K-I/4GB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SAM9X60D6K-I/4GB requirements.
6.How does Aetrix verify that SAM9X60D6K-I/4GB is sourced from the original manufacturer or authorized distributors?
All SAM9X60D6K-I/4GB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SAM9X60D6K-I/4GB meets industry standards.
7.What is the process for return or replacement of SAM9X60D6K-I/4GB?
All SAM9X60D6K-I/4GB units undergo pre-shipment inspection (PSI). If there is an issue with SAM9X60D6K-I/4GB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SAM9X60D6K-I/4GB part is unused and in its original packaging.
Return procedure for SAM9X60D6K-I/4GB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SAM9X60D6K-I/4GB Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
