My Inquiry
My Account
NXP Semiconductors SC16C652BIBS,128
- Part No.:
- SC16C652BIBS,128
- Manufacturer:
- NXP Semiconductors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
SC16C652BIBS,128.pdf
- Description:
- IC ENCODER/DECODER IRDA 32HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C652BIBS,128 from NXP Semiconductors (formerly Philips) is a dual-channel 32-byte FIFO UART IC for high-speed serial data conversion in embedded communication interfaces. It operates at 2.5 V/3.3 V/5 V, supports up to 5 Mbit/s (at 5 V/3.3 V), integrates IrDA 1.0 encoder/decoder, and delivers independent TX/RX baud rate generation for industrial modems and networking equipment.
For engineers reviewing the SC16C652BIBS,128 datasheet, SC16C652BIBS,128 pinout, SC16C652BIBS,128 application, or SC16C652BIBS,128 equivalent, key selection criteria include FIFO trigger level programmability, hardware/software flow control support, HVQFN32 package compatibility with space-constrained PCBs, and IrDA 1.15.2 kbit/s baseband compliance.
Technical Context
The SC16C652BIBS,128 implements two independent UART channels (A/B) with separate 32-byte transmit and receive FIFOs, each configurable via FCR register bits. Its programmable baud rate generator divides an external 80 MHz clock by divisors 1–65535, enabling precise DC–5 Mbit/s rates using DLL/DLM registers.
Modem control logic supports full RTS/CTS handshaking, while internal loop-back mode isolates link faults without external wiring. The device uses address decoding (A0–A2) and chip-select architecture (CSA/CSB) to enable concurrent access to channel-specific registers including LSR, MSR, IER, and EFR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual independent UART A/B with separate FIFOs and control registers |
| Max Data Rate | 5 Mbit/s at 5 V/3.3 V; 3 Mbit/s at 2.5 V - enables high-speed modem and ISDN interface designs |
| FIFO Depth | 32-byte TX + 32-byte RX per channel - reduces CPU interrupt load and improves throughput in multi-channel systems |
| Supply Voltage | 2.5 V / 3.3 V / 5 V - supports mixed-voltage system integration and legacy 5 V board compatibility |
| IrDA Support | IrDA 1.0 physical layer (115.2 kbit/s) - enables infrared wireless serial links without external transceivers |
| Operating Temp | −40 °C to +85 °C - qualified for industrial temperature environments without derating |
| Interrupt Priority | Prioritized ISR with RX timeout, TX empty, line status, and modem status - ensures deterministic real-time response |
Pinout & Package
SC16C652BIBS,128 is housed in a 5 × 5 × 0.85 mm HVQFN32 (SOT617-1) thermally enhanced no-lead package with exposed thermal pad, optimized for compact industrial PCB layouts and improved power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Address select inputs | Select internal register bank (THR/RHR, IER/ISR, FCR, LCR, etc.) for read/write access |
| CSA / CSB | Channel-select chip enables | Enable UART A or B independently; allows shared bus operation without address decoding overhead |
| TXA / TXB | Serial transmit outputs | Asynchronous NRZ output signals with TTL-compatible drive strength; support RS-232/RS-485 level shifting |
| RXA / RXB | Serial receive inputs | 5 V tolerant inputs accepting standard logic levels; include false start-bit detection and framing error reporting |
| RTSA / RTSB | Hardware flow control outputs | Active-low request-to-send signals controlled by MCR[1]; assert when FIFO reaches programmed trigger level |
| CTSA / CTSB | Hardware flow control inputs | Active-low clear-to-send inputs monitored for automatic TX suspension; generate CTS interrupt when asserted |
| INTA / INTB | Channel-specific interrupt outputs | 3-state open-drain outputs prioritized per channel; indicate RX ready, TX empty, line status, or modem events |
| TXRDYA / TXRDYB | FIFO status outputs | Active-low transmit-ready flags used for DMA mode 1 transfers; go low when ≥1 FIFO location is empty |
| RXRDYA / RXRDYB | FIFO status outputs | Active-low receive-ready flags used for DMA mode 1 transfers; go low when ≥1 character is available or timeout occurs |
| IOR / IOW | Bus strobe controls | Active-low read/write strobes synchronized with A0–A2 to latch register data on D0–D7 bus |
| D0–D7 | 8-bit bidirectional data bus | 3-state TTL-compatible parallel interface; supports multiplexed or non-multiplexed microprocessor buses |
| RESET | Asynchronous reset input | Active-high signal initializing all registers to default state and disabling TX/RX outputs during power-up sequencing |
| XTAL1 / XTAL2 | Crystal oscillator interface | Supports 1.8432 MHz–80 MHz clock sources; XTAL1 accepts external clock; XTAL2 is buffered output |
| VCC / GND | Power supply terminals | Single-supply operation; requires local 100 nF decoupling per VCC pin; GND connects to thermal pad for thermal management |
Key Features
| Feature | Design Value |
|---|---|
| Independent TX/RX baud rate control | Separate DLL/DLM register sets per channel allow asymmetric data rates (e.g., 115.2 kbit/s RX / 921.6 kbit/s TX) |
| Four-level FIFO trigger programming | Configurable RX/TX interrupt thresholds (8/16/24/28 bytes) optimize interrupt frequency vs. latency trade-offs in real-time systems |
| Auto RTS/CTS and Xon/Xoff flow control | Hardware handshaking prevents buffer overflow without CPU polling; software flow control uses programmable 8-bit Xon1/Xoff1 characters |
| Internal diagnostic loop-back mode | Enables full self-test of UART logic, FIFOs, and interrupt generation without external cabling or host intervention |
| Modem control register (MCR) flexibility | MCR bits control DTR/RTS outputs, OP2 user pins, and loop-back activation - simplifies firmware initialization sequences |
Applications
| Industrial Modem Interface | Embedded Networking Gateway |
|---|---|
Use Scenario: Connecting legacy RS-232 modems to ARM-based industrial gateways operating in harsh environments. IC Role / Device Role / Timing Role: Dual UART bridges parallel CPU bus to two asynchronous serial lines, handling simultaneous dial-up and telemetry traffic. Use Value: 32-byte FIFOs reduce interrupt overhead by >60% vs. 16C550, enabling deterministic scheduling of TCP/IP stack tasks under heavy load. | Use Scenario: Aggregating sensor data from multiple fieldbus nodes (RS-485, CAN) into a single Ethernet uplink. IC Role / Device Role / Timing Role: SC16C652BIBS,128 acts as serial protocol translator with independent baud rate generators for heterogeneous bus speeds. Use Value: Independent TX/RX rate control allows simultaneous 19.2 kbit/s Modbus RTU and 460.8 kbit/s proprietary protocol without clock domain conflicts. |
| IrDA Remote Configuration Terminal | Medical Device Serial Bridge |
Use Scenario: Handheld diagnostic tool communicating wirelessly with patient monitors via infrared. IC Role / Device Role / Timing Role: SC16C652BIBS,128 provides IrDA 1.0 baseband encoding/decoding and UART framing for secure short-range data exchange. Use Value: Integrated IrDA logic eliminates external transceiver IC, reducing BOM cost and PCB area by 35% in Class II medical handhelds. | Use Scenario: Isolating ECG acquisition front-end from hospital network infrastructure using opto-coupled serial links. IC Role / Device Role / Timing Role: Dual UART buffers burst-mode waveform data while maintaining strict timing integrity across galvanic isolation barriers. Use Value: Sleep mode and false start-bit rejection ensure reliable startup after power cycling in battery-backed portable diagnostics units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16C752BIBS,128 | Same pinout, adds 64-byte FIFOs and fractional baud rate generator; higher max clock (100 MHz) | Required for >5 Mbit/s custom rates or ultra-low-CPU-load buffering in medical imaging systems | Select when future-proofing against bandwidth growth or needing sub-0.1% baud error at non-standard rates |
| TL16C752BPFG | TI part in 48-pin TQFP; identical 32-byte FIFOs but lacks IrDA encoder/decoder and sleep mode | Suitable only where infrared is unused and board space permits larger package | Choose only if existing LQFP48 layout reuse is mandatory and IrDA functionality is omitted from system design |
Compared with SC16C652BIBS,128, SC16C752BIBS,128 extends performance headroom for next-gen protocols, while TL16C752BPFG trades IrDA integration and HVQFN32 compactness for TI ecosystem alignment and legacy footprint compatibility.
Availability
SC16C652BIBS,128 is available at Aetrix Electronics and suitable for industrial modem interfaces, embedded networking gateways, IrDA remote configuration terminals, and medical device serial bridges requiring stable component supply across extended product lifecycles.
Supply support for SC16C652BIBS,128 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' semiconductor division.
The SC16C652BIBS,128 belongs to NXP's legacy UART product line designed specifically for robust, low-power serial communication in space-constrained industrial and medical systems requiring dual-channel flexibility and IrDA integration.
FAQ
What voltage levels does the SC16C652BIBS,128 support, and how does it handle mixed-supply systems?
The SC16C652BIBS,128 operates across 2.5 V, 3.3 V, and 5 V supply rails with 5 V tolerant inputs, enabling direct interfacing with legacy 5 V logic while powering from modern low-voltage domains. Its I/O structure maintains TTL-compatible thresholds across all voltages, eliminating level-shifter requirements in mixed-voltage PCB designs. This capability is confirmed in the "Features" section of the official datasheet Rev. 04.
Does the SC16C652BIBS,128 support independent baud rates for transmit and receive on each channel?
Yes, the SC16C652BIBS,128 provides fully independent programmable baud rate generators for both transmit and receive paths per channel via dedicated DLL/DLM register sets. This allows asymmetric configurations - for example, receiving at 115.2 kbit/s while transmitting at 921.6 kbit/s - critical for protocol translation in gateway applications. This feature is explicitly documented in Section 6.8 of the datasheet.
How does the SC16C652BIBS,128 implement hardware flow control, and what pins are involved?
The SC16C652BIBS,128 implements hardware flow control using RTS/CTS signaling per channel: RTSA/RTSB are active-low outputs driven by the UART when its receive FIFO reaches the programmed trigger level, while CTSA/CTSB are active-low inputs that suspend transmission upon assertion. Automatic control is enabled via EFR[7:6], and status is readable in MSR[4]. Pin assignments are verified in Table 2 of the datasheet for HVQFN32.
What is the function of the TXRDYA and RXRDYA pins on the SC16C652BIBS,128, and how are they used in DMA mode?
TXRDYA and RXRDYA are active-low status outputs indicating FIFO readiness: TXRDYA goes low when ≥1 location is empty in the transmit FIFO; RXRDYA goes low when ≥1 character is available or a receive timeout occurs. In DMA mode (FCR[3]=1), their transitions synchronize data transfers - RXRDYA's 1→0 triggers DMA read; TXRDYA's 1→0 triggers DMA write. Their behavior is defined in Tables 7 and 8 of the datasheet.
Can the SC16C652BIBS,128 be used for infrared communication, and what IrDA version does it support?
Yes, the SC16C652BIBS,128 integrates a compliant IrDA 1.0 encoder/decoder supporting baseband data rates up to 115.2 kbit/s. It handles pulse shaping, RZI modulation, and IR pulse width control internally, eliminating the need for external IrDA transceivers. This capability is specified in the "Features" list and functional description sections of the datasheet Rev. 04.
SC16C652BIBS,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- -
- Number of Channels:
- 2, DUART
- FIFO's:
- 32 Byte
- Protocol:
- -
- Data Rate (Max):
- 5Mbps
- Voltage - Supply:
- 2.5V, 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- Yes
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
SC16C652BIBS,128 FAQ
1.How can I place an order for SC16C652BIBS,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C652BIBS,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C652BIBS,128 reliable?
The price and inventory of SC16C652BIBS,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C652BIBS,128 is usually 5 days.
3.What payment methods are accepted for SC16C652BIBS,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C652BIBS,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C652BIBS,128?
SC16C652BIBS,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C652BIBS,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C652BIBS,128?
For technical support, including SC16C652BIBS,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C652BIBS,128 requirements.
6.How does Aetrix verify that SC16C652BIBS,128 is sourced from the original manufacturer or authorized distributors?
All SC16C652BIBS,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C652BIBS,128 meets industry standards.
7.What is the process for return or replacement of SC16C652BIBS,128?
All SC16C652BIBS,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C652BIBS,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C652BIBS,128 part is unused and in its original packaging.
Return procedure for SC16C652BIBS,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C652BIBS,128 Tags
-
SC16IS741AIPWJ
NXP Semiconductors
-
TL16C550CPTR
Texas Instruments
-
TL16C550CIPTR
Texas Instruments
-
SC16C752BIB48,128
NXP Semiconductors
-
ST16C2550CQ48-F
MaxLinear, Inc.
-
ST16C2550CJ44-F
MaxLinear, Inc.
-
ST16C2552CJ44-F
MaxLinear, Inc.
-
ST16C1550IQ48-F
MaxLinear, Inc.
-
ST16C2550IQ48-F
MaxLinear, Inc.
-
ST16C554DIQ64-F
MaxLinear, Inc.
-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
