NXP Semiconductors SC16C654BIB64,128
- Part No.:
- SC16C654BIB64,128
- Manufacturer:
- NXP Semiconductors
- Package:
- 64-LQFP
- Datasheet:
-
SC16C654BIB64,128.pdf
- Description:
- IC QUAD UART 64BYTE 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,603
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C654BIB64 from NXP Semiconductors (formerly Philips) is a quad UART IC designed for high-throughput serial communication in industrial and embedded systems. It supports 5 V, 3.3 V, and 2.5 V operation, delivers up to 5 Mbit/s data rate at 5 V/3.3 V, integrates 64-byte transmit and receive FIFOs per channel, and implements automatic hardware (RTS/CTS) and software (Xon/Xoff) flow control - enabling robust multi-channel RS-232/RS-485 interface management in PLCs, industrial gateways, and telecom line cards.
For engineers reviewing the SC16C654BIB64 datasheet, SC16C654BIB64 pinout, SC16C654BIB64 application, or SC16C654BIB64 equivalent, key selection criteria include its LQFP64 package with Intel-style 16-mode bus interface, 4-channel independent interrupt support (INTA–INTD), IrDA encoder/decoder capability, and compatibility with legacy ST16C654/TL16C754 designs while delivering 4× deeper FIFO buffering than the 16C554.
Technical Context
The SC16C654BIB64 implements four fully independent UART channels sharing a common 8-bit parallel bus (D0–D7) and address decoding (A0–A2), operating in fixed 16-mode (Intel interface) due to LQFP64 package constraints - eliminating need for mode-select logic or IRQ wire-OR configuration. Its clock architecture supports crystal (XTAL1/XTAL2) or external clock input, with baud generation programmable across DC to 5 Mbit/s using a scalable divisor engine.
Each channel features dedicated modem control pins (RTS/CTS/DSR/DTR/RI/CD), full status reporting via Line Status Register (LSR) and Modem Status Register (MSR), and prioritized interrupt generation with individually maskable sources (RX data ready, TX empty, framing error, break detect). The 64-byte FIFOs reduce CPU servicing overhead by extending interrupt intervals up to 6.1 ms at 115.2 kbit/s versus 1.53 ms for 16-byte FIFO devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4 independent UARTs with separate RX/TX, modem, and interrupt signals - enables concurrent serial links without multiplexing latency. |
| Max Data Rate | 5 Mbit/s at 5 V or 3.3 V; 3 Mbit/s at 2.5 V - supports high-speed modem, ISDN, and industrial fieldbus backhaul. |
| FIFO Depth | 64-byte transmit and receive FIFO per channel - reduces CPU interrupt frequency by 4× vs 16C554, easing real-time scheduling in multitasking OS environments. |
| Supply Voltage | 2.5 V / 3.3 V / 5 V operation with 5 V-tolerant inputs - allows direct interfacing with legacy 5 V logic while supporting modern low-power domains. |
| Interface Mode | Fixed 16-mode (Intel bus): IOR/IOW strobes, CSA–CSD chip selects, INTA–INTD per-channel interrupts - simplifies integration with x86, ARM, and RISC microcontrollers. |
| IrDA Support | Integrated infrared encoder/decoder - enables contactless serial debugging, remote configuration, and legacy IR peripheral connectivity without external transceivers. |
| Operating Temp | −40 °C to +85 °C industrial range - qualified for deployment in uncontrolled environments including factory floors and outdoor telecom cabinets. |
Pinout & Package
LQFP64 package (SOT314-2), 10 × 10 × 1.4 mm body, 64 leads, lead-free and RoHS compliant. Operates exclusively in 16-mode interface; no 68-mode or IRQ pin present.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| CSA–CSD | Individual channel chip select (active LOW) | Selects UART A–D independently; enables simultaneous access to multiple channels without address decoding logic. |
| INTA–INTD | Per-channel interrupt output (active HIGH) | Provides dedicated interrupt lines - eliminates interrupt arbitration latency and simplifies driver ISR handling in multi-UART systems. |
| TXA–TXD / RXA–RXD | Serial transmit/receive data I/O | Four isolated full-duplex serial ports - supports concurrent RS-232/422/485 interfaces on single IC. |
| RTSA–RTSD / CTSA–CTSD | Hardware flow control outputs/inputs | Enables automatic RTS/CTS handshaking per channel - prevents buffer overflow during burst transfers without CPU intervention. |
| D0–D7 | 8-bit bidirectional data bus | Standard TTL-compatible parallel interface - directly connects to microcontroller data buses without level-shifting or glue logic. |
| A0–A2 | Register address select | Accesses 64 internal registers (THR/RHR/IER/FCR/etc.) per channel - enables full configuration of baud, parity, stop bits, and FIFO triggers. |
| IOR / IOW | Read/write strobe (active LOW) | Controls register read/write timing - compatible with standard microprocessor bus cycles (e.g., ARM AMBA, x86 ISA). |
| RESET | Asynchronous reset input | Clears all internal registers and disables TX/RX - ensures deterministic startup state after power-on or fault recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Auto Flow Control | Hardware (RTS/CTS) and software (Xon/Xoff) flow control per channel - eliminates lost characters during high-speed bursts without CPU polling. |
| FIFO Trigger Levels | Four programmable RX/TX FIFO interrupt thresholds (1, 4, 8, 14 bytes) - balances interrupt latency and CPU load for diverse traffic patterns. |
| Modem Interface | Full DTR/DSR/RTS/CTS/RI/CD signaling per channel - supports AT-command-based modems, fax machines, and legacy telecom equipment. |
| IrDA Encoder/Decoder | On-chip SIR (115.2 kbit/s) infrared protocol handling - removes need for external IrPHY transceivers in handheld diagnostics and service tools. |
| Sleep Mode | Low-power idle state with wake-on-RX capability - extends battery life in portable industrial test equipment and remote sensors. |
| Diagnostic Loopback | Internal digital loopback mode per channel - enables firmware-based link integrity verification without external cabling or hardware. |
Applications
| Industrial PLC Serial Gateway | Multi-Port RS-232 Terminal Server |
|---|---|
Use Scenario: Aggregating serial I/O from 4 legacy CNC machines, HMIs, and barcode scanners into a single Ethernet-connected gateway. IC Role / Device Role / Timing Role: Quad UART handles concurrent full-duplex RS-232 streams with independent flow control and 64-byte buffering per port. Use Value: Eliminates need for four discrete UARTs or FPGA logic; 6.1 ms FIFO servicing interval at 115.2 kbit/s frees CPU cycles for protocol translation and web server tasks. |
Use Scenario: Embedded Linux terminal server providing 4 isolated serial console ports over TCP/IP for network device management. IC Role / Device Role / Timing Role: Provides four hardware-managed UART channels with per-port interrupt lines (INTA–INTD) and IrDA support for local commissioning. Use Value: Enables true parallel serial port handling in kernel-space drivers; auto RTS/CTS prevents buffer overrun during SSH session bursts. |
| Telecom Line Card Interface | Industrial Fieldbus Bridge |
Use Scenario: Backhaul interface between T1/E1 framer and legacy serial telemetry units in cellular base station cabinets. IC Role / Device Role / Timing Role: Converts framed TDM data to asynchronous serial streams with precise timing control via programmable baud generator. Use Value: Supports 5 Mbit/s max rate with 2.5 V/3.3 V supply - matches high-speed modem requirements while meeting telecom thermal specs. |
Use Scenario: Protocol bridge connecting Modbus RTU field devices to CANopen or EtherCAT networks in smart manufacturing cells. IC Role / Device Role / Timing Role: Manages 4 independent Modbus slave ports with hardware flow control and sleep mode for energy-efficient operation. Use Value: 64-byte FIFOs absorb bursty Modbus request/response traffic; IrDA allows wireless firmware updates without opening enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST16C654CJ68 | PLCC68 package; supports both 16-mode and 68-mode via 16/68 pin; includes RXRDY/TXRDY signals not available on SC16C654BIB64. | Requires PCB redesign for 68-pin footprint and additional mode-select circuitry; suited for Motorola bus systems. | Select when dual-interface flexibility or 68-mode compatibility is required; not drop-in for LQFP64 layouts. |
| TL16C754BPZ | LQFP64 package; identical pinout and 16-mode interface; same 64-byte FIFOs but lacks IrDA encoder/decoder and sleep mode. | No infrared capability; lower feature set for cost-sensitive applications where IrDA is unused. | Drop-in replacement for SC16C654BIB64 if IrDA and sleep mode are unnecessary; verified pin-compatible per TI datasheet. |
Compared with ST16C654CJ68 and TL16C754BPZ, the SC16C654BIB64 uniquely combines LQFP64 compactness, IrDA support, and sleep mode - making it optimal for space-constrained industrial gateways requiring wireless serviceability and low standby power.
Availability
SC16C654BIB64 is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, and embedded networking applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SC16C654BIB64 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, is a global leader in high-performance mixed-signal ICs for automotive, industrial, and communication markets, with deep expertise in serial interface solutions.
The SC16C654BIB64 belongs to NXP's legacy high-performance UART product line, engineered specifically for demanding multi-channel serial communication in industrial control, telecom line cards, and embedded gateways where reliability, FIFO depth, and interface flexibility are critical.
FAQ
What voltage levels does the SC16C654BIB64 support, and are its inputs 5 V tolerant?
The SC16C654BIB64 operates at 2.5 V, 3.3 V, or 5 V supply voltages and features 5 V-tolerant inputs - allowing direct connection to legacy 5 V logic families without level shifters. This tolerance applies to all control and address pins (A0–A2, IOR, IOW, CSA–CSD, RESET), ensuring interoperability across mixed-voltage system designs while maintaining signal integrity and noise immunity.
Does the SC16C654BIB64 support both Intel and Motorola bus interfaces?
No - the SC16C654BIB64 is configured exclusively for the 16-mode (Intel-style) interface due to its LQFP64 package constraints. It uses IOR/IOW strobes, individual CSA–CSD chip selects, and dedicated INTA–INTD interrupt outputs. The 68-mode (Motorola-style) interface with R/W, IRQ, and A3/A4 addressing is unavailable on this variant; that functionality is reserved for PLCC68 and HVQFN48 packages.
How does the 64-byte FIFO in the SC16C654BIB64 improve system performance compared to older UARTs?
The 64-byte FIFO in the SC16C654BIB64 extends the receive interrupt service interval to 6.1 ms at 115.2 kbit/s - four times longer than the 1.53 ms interval of 16-byte FIFO devices like the 16C554. This reduces CPU interrupt overhead significantly, freeing processing cycles for application tasks, protocol stacks, or real-time control loops in resource-constrained embedded systems.
Can the SC16C654BIB64 be used for infrared communication, and what protocol does it support?
Yes - the SC16C654BIB64 integrates a hardware IrDA encoder/decoder supporting the SIR (Serial Infrared) physical layer at 115.2 kbit/s. It handles pulse shaping, encoding, and decoding internally, enabling direct connection to IR LEDs and photodiodes without external transceivers - ideal for wireless firmware updates, diagnostic access, and legacy IR peripheral interfacing.
What modem control signals are available per channel on the SC16C654BIB64?
Each of the four UART channels (A–D) provides full modem control: RTS, CTS, DTR, DSR, RI, and CD signals. These are implemented as dedicated pins (e.g., RTSA, CTSA, DTRA, DSRA, RIA, CDA), enabling complete AT-command interaction with modems, fax machines, and telephony equipment - with hardware flow control and status monitoring fully configurable via the Modem Control Register (MCR) and Modem Status Register (MSR).
SC16C654BIB64,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- -
- Number of Channels:
- 4, QUART
- FIFO's:
- 64 Byte
- Protocol:
- -
- Data Rate (Max):
- 5Mbps
- Voltage - Supply:
- 2.5V, 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- Yes
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LQFP (10x10)
SC16C654BIB64,128 FAQ
1.How can I place an order for SC16C654BIB64,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C654BIB64,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C654BIB64,128 reliable?
The price and inventory of SC16C654BIB64,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C654BIB64,128 is usually 5 days.
3.What payment methods are accepted for SC16C654BIB64,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C654BIB64,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C654BIB64,128?
SC16C654BIB64,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C654BIB64,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C654BIB64,128?
For technical support, including SC16C654BIB64,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C654BIB64,128 requirements.
6.How does Aetrix verify that SC16C654BIB64,128 is sourced from the original manufacturer or authorized distributors?
All SC16C654BIB64,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C654BIB64,128 meets industry standards.
7.What is the process for return or replacement of SC16C654BIB64,128?
All SC16C654BIB64,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C654BIB64,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C654BIB64,128 part is unused and in its original packaging.
Return procedure for SC16C654BIB64,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C654BIB64,128 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
