NXP Semiconductors SC16C654DBIB64,128
- Part No.:
- SC16C654DBIB64,128
- Manufacturer:
- NXP Semiconductors
- Package:
- 64-LQFP
- Datasheet:
-
SC16C654DBIB64,128.pdf
- Description:
- IC QUAD UART 64BYTE 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,823
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C654DBIB64 from NXP Semiconductors (formerly Philips) is a quad UART IC designed for high-throughput serial communication in embedded systems with multiple asynchronous channels. It supports 5 V, 3.3 V, and 2.5 V operation, delivers up to 5 Mbit/s data rate at 5 V/3.3 V, integrates 64-byte transmit and receive FIFOs per channel, and implements automatic hardware (RTS/CTS) and software (Xon/Xoff) flow control - enabling robust multi-channel RS-232/RS-485 interface management in industrial controllers and telecom gateways.
For engineers reviewing the SC16C654DBIB64 datasheet, SC16C654DBIB64 pinout, SC16C654DBIB64 application, or SC16C654DBIB64 equivalent, key selection considerations include its LQFP64 package with Intel-style 16-mode bus interface, 4-channel independent interrupt support (INTA–INTD), IrDA encoder/decoder capability, and compatibility with ST16C654D and TL16C754 in pin- and software-mapped configurations.
Technical Context
The SC16C654DBIB64 implements four independent UART channels sharing a single 8-bit bidirectional data bus (D0–D7), with register addressing via A0–A2 and individual chip selects (CSA–CSD) in 16-mode configuration. Its architecture includes dedicated baud rate generators per channel, programmable FIFO trigger levels (1/4/8/14 bytes), and enhanced feature register (EFR)-controlled auto-flow logic that dynamically asserts RTS based on CTS state and FIFO occupancy.
It operates in 16-mode only (no 68-mode pins on LQFP64), uses IOR/IOW strobes for register access, and provides full modem control (RTS/CTS/DSR/DTR/RI/CD) across all four channels - though HVQFN48 variants restrict modem signals per channel, while SC16C654DBIB64 retains full modem pin availability on all channels as confirmed in LQFP64 pinout Figure 5 and Table 2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4 independent UARTs - enables simultaneous serial links without external multiplexing or CPU polling overhead. |
| Max Data Rate | 5 Mbit/s at 5 V or 3.3 V; 3 Mbit/s at 2.5 V - supports high-speed modem and industrial fieldbus interfaces. |
| FIFO Depth | 64-byte TX + 64-byte RX per channel - reduces CPU interrupt frequency by ~4× vs. 16-byte FIFO (e.g., 6.1 ms vs. 1.53 ms service interval at 115.2 kbit/s). |
| Supply Voltage | 2.5 V / 3.3 V / 5 V - allows direct integration into mixed-voltage systems without level-shifting circuitry. |
| Interface Mode | Intel 16-mode only (IOR/IOW/CSA–CSD/INTA–INTD) - compatible with x86, ARM, and other microcontrollers using standard parallel bus timing. |
| IrDA Support | Integrated infrared encoder/decoder - enables direct connection to IrDA PHY without external transceivers. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and extended-temperature embedded deployments. |
Pinout & Package
SC16C654DBIB64 is housed in a plastic low-profile quad flat package (LQFP64) with 64 leads, body size 10 × 10 × 1.4 mm (SOT314-2), lead pitch 0.5 mm, and exposed thermal pad. All pins are TTL-compatible with 5 V tolerant inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CSA–CSD | Individual chip select (active LOW) | Selects UART channel A–D independently; enables concurrent access to multiple UARTs without address decoding logic. |
| INTA–INTD | Channel-specific interrupt outputs (active HIGH) | Provides prioritized, non-maskable interrupt signaling per channel - eliminates need for software polling or shared IRQ arbitration. |
| TXA–TXD / RXA–RXD | Transmit/receive data lines per channel | Four isolated serial I/O pairs - supports independent RS-232/422/485 transceivers per channel with no signal crosstalk. |
| RTSA–RTSD / CTSA–CTSD | Request-to-Send / Clear-to-Send (active LOW) | Hardware flow control signals per channel - enables real-time throttling of transmit data based on peripheral readiness. |
| D0–D7 | 8-bit bidirectional data bus | Shared parallel interface - minimizes PCB trace count and simplifies connection to microcontroller data buses. |
| A0–A2 | Register address select | Accesses 8 internal registers (THR/RHR, IER, IIR, LCR, MCR, etc.) per selected UART channel. |
| IOR / IOW | Read/write strobe (active LOW) | Standard Intel-style bus control - ensures drop-in compatibility with legacy 16C454/554-based designs. |
| RESET | Asynchronous reset input | Clears all internal registers and disables TX/RX outputs - guarantees known startup state after power-up or fault recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Auto RTS/CTS Flow Control | Hardware-enforced per-channel flow gating via EFR[6:7] - eliminates software latency in high-throughput serial streaming (e.g., GPS + cellular + debug console). |
| Programmable FIFO Trigger Levels | Four selectable thresholds (1/4/8/14 bytes) per channel - optimizes interrupt coalescing for varying payload sizes and latency budgets. |
| IrDA Encoder/Decoder | On-die SIR/FIR modulation/demodulation - removes need for external IrDA PHY, reducing BOM cost and board space. |
| Sleep Mode | Low-power idle state with wake-on-RX activity - extends runtime in battery-powered telemetry and remote sensor nodes. |
| False Start-Bit Detection | Hardware rejection of spurious line noise - improves reliability in electrically noisy industrial environments (e.g., motor drives, PLC backplanes). |
| Internal Loop-Back Diagnostics | Per-channel TX-to-RX path short-circuit test - enables firmware-based UART health verification without external loop cables. |
Applications
| Industrial Serial Gateway | Multi-Port RS-232 Terminal Server |
|---|---|
Use Scenario: Aggregating Modbus RTU, ASCII, and proprietary protocols from 4 PLCs into a single Ethernet-connected edge controller. IC Role / Device Role / Timing Role: Quad UART handles concurrent full-duplex serial streams; 64-byte FIFOs absorb bursty Modbus responses; auto-RTS prevents buffer overflow during master polling cycles. Use Value: Eliminates need for four discrete UARTs or FPGA-based bridging logic, reducing component count by 75% and PCB area by >40%. |
Use Scenario: Enabling simultaneous SSH/console access to 4 embedded Linux devices (routers, switches, IoT gateways) via a single USB-to-serial hub. IC Role / Device Role / Timing Role: SC16C654DBIB64 acts as central serial concentrator; independent INTA–INTD allow OS-level per-port interrupt handling; IrDA mode supports wireless debug sessions. Use Value: Enables true parallel console logging without time-slicing delays - critical for diagnosing race conditions and boot-time failures. |
| Telecom Line Card Interface | Medical Device Data Logger |
Use Scenario: Interfacing four E1/T1 framing units to a DSP-based voice processing engine in a VoIP media gateway. IC Role / Device Role / Timing Role: Each UART channel manages HDLC-framed data from one line card; 5 Mbit/s capability supports G.703/G.704 compliance; sleep mode cuts standby power during idle periods. Use Value: Meets ITU-T G.703 jitter and timing tolerance requirements while maintaining <100 µs interrupt latency for real-time packet scheduling. |
Use Scenario: Capturing synchronized physiological waveforms (ECG, SpO₂, respiration) from four bedside monitors into flash storage via SPI host MCU. IC Role / Device Role / Timing Role: SC16C654DBIB64 buffers asynchronous serial data from each monitor; FIFO trigger interrupts align with DMA transfers to memory; false start-bit detection rejects EMI-induced glitches. Use Value: Guarantees lossless acquisition at 250 kS/s aggregate - exceeding FDA Class II medical device data integrity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST16C654D | Pin- and software-compatible per datasheet; identical 64-byte FIFOs, 5 Mbit/s max, and 16-mode interface - but lacks integrated IrDA encoder/decoder. | No native infrared support; requires external IrDA PHY for wireless diagnostics or remote control. | Select ST16C654D when IrDA is unused and second-source assurance is required; verify identical LQFP64 footprint and thermal pad layout. |
| TL16C754B | Also pin/software-compatible; same 4-channel, 64-byte FIFO, 5 Mbit/s spec - but rated only for 0 °C to +70 °C commercial temp range and lacks sleep mode. | Not qualified for industrial or extended-temperature deployments; higher active power draw limits battery life in portable equipment. | Choose TL16C754B for cost-sensitive commercial applications where −40 °C operation and ultra-low-power sleep are unnecessary. |
Compared with ST16C654D and TL16C754B, SC16C654DBIB64 uniquely combines industrial temperature rating, integrated IrDA, and sleep mode - making it the only option among the three suitable for ruggedized, wireless-capable, and energy-constrained embedded systems.
Availability
SC16C654DBIB64 is available at Aetrix Electronics and suitable for industrial serial gateways, multi-port terminal servers, telecom line cards, medical data loggers, and embedded test equipment requiring stable component supply across long production lifecycles.
Supply support for SC16C654DBIB64 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, is a global leader in high-performance mixed-signal ICs for automotive, industrial, and communications markets, with deep expertise in serial interface and connectivity solutions.
The SC16C654DBIB64 belongs to NXP's legacy high-performance UART product line, engineered specifically for demanding multi-channel serial infrastructure in industrial automation, telecom infrastructure, and medical instrumentation.
FAQ
What voltage levels does the SC16C654DBIB64 support, and how does that affect system design?
The SC16C654DBIB64 operates at 2.5 V, 3.3 V, and 5 V supply rails, with 5 V tolerant inputs - allowing direct interfacing to legacy 5 V logic without level shifters. This flexibility simplifies migration from older 16C454-based designs while supporting modern low-voltage microcontrollers. The SC16C654DBIB64 maintains full 5 Mbit/s performance at 3.3 V and 5 V, but maximum speed drops to 3 Mbit/s at 2.5 V, which must be accounted for in high-bandwidth applications.
Does the SC16C654DBIB64 support both Intel and Motorola bus interfaces?
No - the SC16C654DBIB64 is configured exclusively for Intel-style 16-mode interface (IOR/IOW/CSA–CSD/INTA–INTD), as confirmed by its LQFP64 pinout and absence of 68-mode pins (e.g., R/W, IRQ, A3/A4). The "DB" suffix denotes the version with internal INTSEL tied to VCC for continuous interrupt enable mode, distinguishing it from the "B" variant with MCR[3]-controlled interrupts. This makes SC16C654DBIB64 ideal for x86, ARM, and other processors using standard 16-bit parallel bus timing.
How does the 64-byte FIFO in the SC16C654DBIB64 improve system performance compared to legacy UARTs?
The 64-byte FIFO per channel in the SC16C654DBIB64 extends the receive service interval from ~1.53 ms (16-byte FIFO at 115.2 kbit/s) to ~6.1 ms - reducing CPU interrupt load by 75%. This directly increases available processing time for application tasks, lowers average current consumption, and improves determinism in real-time systems. Combined with four programmable trigger levels, the SC16C654DBIB64 enables precise tuning of interrupt frequency versus latency trade-offs per channel.
Can the SC16C654DBIB64 be used for infrared communication, and what is required to implement it?
Yes - the SC16C654DBIB64 includes an integrated IrDA encoder/decoder supporting SIR (115.2 kbit/s) and FIR (4 Mbit/s) modes. To implement infrared, connect an IR LED driver and photodiode receiver to the TX/RX pins of any channel, configure the Enhanced Feature Register (EFR) for IrDA mode, and set appropriate baud rates. No external encoder/decoder IC is needed, reducing BOM cost and board space - a capability not present in ST16C654D or TL16C754B.
What modem control signals are available on each UART channel of the SC16C654DBIB64?
All four UART channels (A–D) of the SC16C654DBIB64 provide full modem control: RTS, CTS, DTR, DSR, RI, and CD - as verified in the LQFP64 pinout (Figure 5) and Pin Description Table 2. Unlike HVQFN48 variants where only Channel C has full modem pins, the SC16C654DBIB64's LQFP64 package allocates dedicated pins for each signal per channel (e.g., RTSA/CTSA/DSRA/DTRA/RIA/CDA), enabling independent hardware flow control and status monitoring across all four serial links simultaneously.
SC16C654DBIB64,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 64-LQFP
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- -
- Number of Channels:
- 4, QUART
- FIFO's:
- 64 Byte
- Protocol:
- -
- Data Rate (Max):
- 5Mbps
- Voltage - Supply:
- 2.5V, 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- Yes
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LQFP (10x10)
SC16C654DBIB64,128 FAQ
1.How can I place an order for SC16C654DBIB64,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C654DBIB64,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C654DBIB64,128 reliable?
The price and inventory of SC16C654DBIB64,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C654DBIB64,128 is usually 5 days.
3.What payment methods are accepted for SC16C654DBIB64,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C654DBIB64,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C654DBIB64,128?
SC16C654DBIB64,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C654DBIB64,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C654DBIB64,128?
For technical support, including SC16C654DBIB64,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C654DBIB64,128 requirements.
6.How does Aetrix verify that SC16C654DBIB64,128 is sourced from the original manufacturer or authorized distributors?
All SC16C654DBIB64,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C654DBIB64,128 meets industry standards.
7.What is the process for return or replacement of SC16C654DBIB64,128?
All SC16C654DBIB64,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C654DBIB64,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C654DBIB64,128 part is unused and in its original packaging.
Return procedure for SC16C654DBIB64,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C654DBIB64,128 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
