NXP Semiconductors SC16C750BIBS,151
- Part No.:
- SC16C750BIBS,151
- Manufacturer:
- NXP Semiconductors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
SC16C750BIBS,151.pdf
- Description:
- IC UART SINGLE W/FIFO 32-HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C750BIBS,151 from NXP Semiconductors is a single-channel 5 V/3.3 V/2.5 V UART IC with 64-byte transmit and receive FIFOs, programmable auto-RTS/CTS hardware flow control, and support for serial data rates up to 3 Mbit/s at 5 V. It operates across the industrial temperature range (−40 °C to +85 °C) and is packaged in HVQFN32 for space-constrained embedded serial interfaces in industrial controllers and communication gateways.
For engineers reviewing the SC16C750BIBS,151 datasheet, SC16C750BIBS,151 pinout, SC16C750BIBS,151 application, or SC16C750BIBS,151 equivalent, key selection criteria include FIFO trigger level configurability, DMA-ready TXRDY/RXRDY signaling, sleep mode power management, and compatibility with legacy 16C450 software stacks in resource-limited microcontroller systems.
Technical Context
The SC16C750BIBS,151 implements a fully programmable asynchronous serial interface with independent transmitter and receiver clock domains (RCLK input supported), 16× oversampling for reliable start-bit detection, and a baud rate generator accepting up to 48 MHz input clock. Its register set mirrors the industry-standard 16C450 upon reset but extends functionality via FCR, MCR, and LCR bits enabling 64-byte FIFO operation and automatic flow control logic.
Hardware flow control is implemented through dedicated CTS (input) and RTS (output) pins, with auto-CTS suspending transmission on CTS deassertion and auto-RTS toggling RTS based on receive FIFO fill level against four selectable thresholds (1/16/32/56 bytes). Internal loopback mode isolates TX/RX path integrity without external cabling, and sleep mode disables the oscillator while retaining interrupt wake capability on RX edge or modem pin transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.5 V, 3.3 V, or 5 V ±10 % - supports mixed-voltage system integration without level shifters |
| Max Data Rate | 3 Mbit/s at 5 V - enables high-speed modem and industrial protocol bridging (e.g., RS-485 with protocol acceleration) |
| FIFO Depth | 64-byte TX + 64-byte RX - reduces CPU interrupt load by >75 % vs. 16C450 in burst-data applications |
| Interrupt Flexibility | Four selectable RX trigger levels (1/16/32/56 bytes) + time-out interrupt - allows precise latency/power trade-off tuning |
| Power Management | Sleep mode with wake-on-RX-edge/CTS/DSR/RI/DCD - cuts quiescent current to <10 µA during idle periods |
| Interface Compatibility | Pin-compatible with TL16C750 and software-compatible with SC16C750 - enables drop-in upgrade from legacy UARTs |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial automation, transportation, and outdoor communications equipment |
Pinout & Package
HVQFN32 package: 5 mm × 5 mm × 0.85 mm body, 32-terminal no-lead thermal-enhanced quad flat layout with exposed thermal pad (pin 32 = GND).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Register address select | Enable access to 12 internal registers (THR/RHR/IER/FCR/etc.) using standard 8-bit bus addressing |
| CS | Chip select | Active-low enable for register read/write operations; decouples UART from shared data bus when inactive |
| D0–D7 | Bidirectional data bus | 3-state TTL-compatible interface for parallel data transfer between CPU and UART registers |
| TX / RX | Serial output / input | Asynchronous TTL-level transmit and receive paths supporting RS-232/RS-485 transceiver interfacing |
| RTS / CTS | Flow control output / input | Hardware handshaking signals managed automatically in auto-RTS/auto-CTS modes to prevent FIFO overflow |
| TXRDY / RXRDY | DMA ready indicators | Active-low signals synchronized to FIFO state for direct memory access controller coordination |
| RESET | Master reset input | Asynchronous active-high signal initializing all registers to 16C450-compatible defaults |
| XTAL1 / XTAL2 | Crystal oscillator interface | Supports 1.8432 MHz to 48 MHz crystal or external clock for baud rate generation |
Key Features
| Feature | Design Value |
|---|---|
| 64-byte dual FIFOs | Enables burst-mode serial transfers with ≤128-byte latency buffering, reducing CPU polling overhead in real-time OS environments |
| Auto-RTS/CTS flow control | Eliminates software-managed handshaking; RTS toggles automatically at configured FIFO thresholds, preventing data loss during high-throughput transfers |
| Programmable baud rate generator | Accepts up to 48 MHz clock input and divides by 1–65535 to achieve exact custom rates (e.g., 460.8 kbit/s for ISDN modems) |
| Internal loopback diagnostics | Validates full TX/RX signal chain integrity without external loop cables-critical for field-deployed device self-test routines |
| Sleep and low-power modes | Reduces current draw to <10 µA (sleep) or ~1/3 normal (low-power) while preserving interrupt wake capability on modem or RX events |
Applications
| Industrial PLC Serial Gateway | Medical Device RS-232 Interface |
|---|---|
Use Scenario: Connecting legacy RS-232 field devices (sensors, actuators) to a modern ARM-based PLC controller over isolated UART links. IC Role / Device Role / Timing Role: UART bridge translating parallel CPU bus transactions into asynchronous serial frames with hardware flow control and FIFO buffering. Use Value: 64-byte FIFOs absorb burst traffic from multiple sensors, while auto-CTS prevents overrun during simultaneous multi-device polling cycles. | Use Scenario: Providing certified, low-error-rate serial communication between patient monitoring units and central nursing station PCs via RS-232. IC Role / Device Role / Timing Role: Isolated UART endpoint managing timing-critical ECG waveform data streaming with guaranteed delivery via RTS/CTS handshake. Use Value: Sleep mode activation between data bursts cuts standby power by >90 %, extending battery life in portable diagnostic tools. |
| Telecom Base Station Modem Interface | Automotive Telematics Control Unit |
Use Scenario: Interfacing high-speed 33.6 kbit/s and 56 kbit/s modems to base station processors in remote radio units. IC Role / Device Role / Timing Role: High-speed UART with 3 Mbit/s capability and precise baud rate generation for compressed modem data streams. Use Value: Programmable divisor latches (DLL/DLM) support exact 115.2 kbit/s and 460.8 kbit/s rates required by V.42bis and ISDN protocols. | Use Scenario: Enabling OBD-II diagnostics and firmware updates over vehicle CAN-to-UART bridges in telematics ECUs. IC Role / Device Role / Timing Role: Robust UART with industrial temp rating and false-start-bit rejection handling noisy automotive electrical environments. Use Value: Independent RCLK input allows synchronization to vehicle clock domain, eliminating jitter-induced framing errors during firmware upload sessions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL16C750CPTR | Same 64-byte FIFOs and auto-flow control, but only rated for 5 V operation and PLCC44/LQFP64 packages - no HVQFN32 variant | Requires PCB redesign for HVQFN32 footprint; lacks 2.5 V/3.3 V support for low-power designs | Select when 5 V-only systems demand pin-for-pin replacement with existing TL16C750 layouts |
| SC16C752BIBS,151 | Dual-channel version in same HVQFN32 package; shares identical register map and FIFO architecture per channel | Provides two independent UARTs for applications requiring concurrent serial links (e.g., GPS + cellular modem) | Select when board space constraints prohibit adding a second discrete UART and dual-channel operation is required |
Compared with TL16C750CPTR, SC16C750BIBS,151 offers broader voltage support and smaller footprint; compared with SC16C752BIBS,151, it delivers lower cost and power for single-link applications where channel count is fixed.
Availability
SC16C750BIBS,151 is available at Aetrix Electronics and suitable for industrial PLC gateways, medical RS-232 interfaces, telecom modem subsystems, and automotive telematics control units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SC16C750BIBS,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with leadership in interface, RF, and microcontroller technologies.
The SC16C750BIBS,151 belongs to NXP's legacy UART product line designed for robust, low-power serial communication in harsh industrial and transportation environments where software compatibility and long-term supply stability are critical.
FAQ
What voltage levels does the SC16C750BIBS,151 support, and how does that affect system design?
The SC16C750BIBS,151 supports 2.5 V, 3.3 V, and 5 V supply voltages with ±10 % tolerance. This triple-voltage capability allows direct integration into mixed-voltage systems without external level shifters-reducing BOM cost and board area. Input pins D7–D0 are 5 V tolerant, enabling safe connection to legacy 5 V microcontrollers even when the SC16C750BIBS,151 operates at 3.3 V or 2.5 V.
How does the 64-byte FIFO in the SC16C750BIBS,151 improve system performance compared to older UARTs?
The 64-byte transmit and receive FIFOs in the SC16C750BIBS,151 reduce CPU interrupt frequency by up to 64× versus the 1-byte buffer of basic 16C450 UARTs. In burst-data applications like sensor aggregation or modem handshaking, this lowers processor load, improves deterministic response times, and enables deeper power-saving states between serial transactions-directly measurable as reduced average current draw in SC16C750BIBS,151-based designs.
Can the SC16C750BIBS,151 be used with existing 16C450 software drivers?
Yes-the SC16C750BIBS,151 powers up in 16C450-compatible mode with identical register initialization and default behavior. All standard 16C450 driver stacks operate without modification. Enhanced features (64-byte FIFOs, auto-flow control) are enabled only after explicit register writes to FCR and MCR, ensuring full backward compatibility while allowing incremental feature adoption.
What is the purpose of the TXRDY and RXRDY pins on the SC16C750BIBS,151, and how are they used?
TXRDY and RXRDY are active-low DMA-ready signals on the SC16C750BIBS,151. TXRDY asserts when the transmit FIFO has space available; RXRDY asserts when the receive FIFO contains data meeting the programmed trigger level. Both support two DMA modes (single- or multi-transfer) selected via FCR[3], enabling efficient zero-wait-state data movement between UART and memory without CPU intervention-critical for high-throughput applications like firmware updates or log streaming.
Does the SC16C750BIBS,151 support crystal oscillator or external clock input, and what are the limits?
The SC16C750BIBS,151 supports both configurations: a parallel-resonant crystal (1.8432 MHz to 48 MHz) connected between XTAL1 and XTAL2, or an external clock applied to XTAL1 only (XTAL2 left floating). The maximum input clock frequency is 48 MHz, enabling baud rates up to 3 Mbit/s at 5 V. BAUDOUT provides a buffered 16× baud rate output for synchronizing external receivers or clocking companion devices.
SC16C750BIBS,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Features:
- -
- Number of Channels:
- 1, UART
- FIFO's:
- 64 Byte
- Protocol:
- -
- Data Rate (Max):
- 3Mbps
- Voltage - Supply:
- 2.5V, 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
SC16C750BIBS,151 FAQ
1.How can I place an order for SC16C750BIBS,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C750BIBS,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C750BIBS,151 reliable?
The price and inventory of SC16C750BIBS,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C750BIBS,151 is usually 5 days.
3.What payment methods are accepted for SC16C750BIBS,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C750BIBS,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C750BIBS,151?
SC16C750BIBS,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C750BIBS,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C750BIBS,151?
For technical support, including SC16C750BIBS,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C750BIBS,151 requirements.
6.How does Aetrix verify that SC16C750BIBS,151 is sourced from the original manufacturer or authorized distributors?
All SC16C750BIBS,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C750BIBS,151 meets industry standards.
7.What is the process for return or replacement of SC16C750BIBS,151?
All SC16C750BIBS,151 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C750BIBS,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C750BIBS,151 part is unused and in its original packaging.
Return procedure for SC16C750BIBS,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C750BIBS,151 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

