NXP Semiconductors SC16C752BIBS,157
- Part No.:
- SC16C752BIBS,157
- Manufacturer:
- NXP Semiconductors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
SC16C752BIBS,157.pdf
- Description:
- IC DUAL UART 64BYTE 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,138
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C752BIBS,157 from NXP Semiconductors is a dual-channel UART IC supporting 5 V, 3.3 V, and 2.5 V operation with 64-byte transmit/receive FIFOs, up to 5 Mbit/s data rate (at 5 V), hardware/software flow control, and industrial temperature range (−40 °C to +85 °C). It serves as a serial interface bridge in embedded communication subsystems requiring reliable multi-port RS-232/RS-485 transceiver interfacing.
For engineers reviewing the SC16C752BIBS,157 datasheet, SC16C752BIBS,157 pinout, SC16C752BIBS,157 application, or SC16C752BIBS,157 equivalent, key selection considerations include dual-channel FIFO depth, programmable trigger levels for DMA/interrupt generation, auto-RTS/CTS timing behavior, 32-pin HVQFN thermal performance, and compatibility with legacy SC16C752/TL16C752 register sets.
Technical Context
The SC16C752BIBS,157 implements two independent UART channels (A and B) with fully separate 64-byte FIFOs, each supporting configurable receive/transmit trigger levels via TLR and FCR registers. Its baud rate generator uses a programmable 16-bit divisor with prescaler (÷4), enabling precise rates up to 5 Mbit/s at 5 V and 3 Mbit/s at 2.5 V.
Hardware flow control is implemented through dedicated RTSn/CTSn pins per channel, with auto-RTS activation based on receiver FIFO halt/resume thresholds stored in the Transmission Control Register (TCR), and auto-CTS gating transmission before the middle of the last stop bit. Interrupt prioritization supports six levels, including Xoff detection, RX timeout, and modem status change.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Dual independent UARTs (Channel A and Channel B) with separate FIFOs, registers, and interrupt outputs (INTA/INTB). |
| Max Data Rate | 5 Mbit/s at 5 V supply; 3 Mbit/s at 2.5 V - enables high-speed serial links without external clock multiplication. |
| FIFO Depth | 64-byte TX and RX FIFOs per channel - reduces CPU interrupt load and supports burst-mode DMA transfers. |
| Supply Voltage | Supports 2.5 V, 3.3 V, and 5 V operation; 5 V tolerant on D0–D7 bus pins only - simplifies mixed-voltage system integration. |
| Operating Temp | −40 °C to +85 °C - qualified for industrial and extended-temperature embedded applications. |
| Package | HVQFN32 (5 × 5 × 0.85 mm, no leads) - provides low thermal resistance and compact PCB footprint. |
| Flow Control | Hardware (auto-RTS/auto-CTS) and software (programmable Xon/Xoff) - eliminates overrun errors and enables adaptive host buffering. |
Pinout & Package
HVQFN32 package: plastic thermal-enhanced very thin quad flat package, 32 terminals, body size 5 × 5 × 0.85 mm, exposed thermal pad (pin 32 = GND), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A2 | Address select inputs | Select internal register address (0–7) during I/O read/write cycles with CSA/CSB. |
| CSA / CSB | Channel-select chip enables | Active-low enables for UART A and B; allow independent register access without bus contention. |
| D0–D7 | 8-bit bidirectional data bus | 3-state parallel interface to host CPU; 5 V tolerant - supports direct connection to 5 V microcontrollers. |
| IOR / IOW | Read/write strobes | Active-low control signals that latch register data onto D0–D7 (IOR) or transfer D0–D7 to selected register (IOW). |
| INTA / INTB | Channel-specific interrupts | Active-high open-drain outputs; each signals error, FIFO threshold, or modem events for its channel. |
| RESET | Asynchronous reset input | Active-high signal that clears all internal registers and forces TXA/TXB HIGH, RTSn/DTRn HIGH, and RXRDYn HIGH. |
| RXA / RXB | Serial receive inputs | CMOS-level inputs for asynchronous serial data; disabled during local loopback mode. |
| TXA / TXB | Serial transmit outputs | CMOS-level outputs; internally connected to RX inputs during loopback for self-test. |
| RTSA / RTSB | Request-to-send outputs | Active-low outputs controlled by MCR or auto-RTS logic; indicate readiness to receive data. |
| CTSA / CTSB | Clear-to-send inputs | Active-low inputs that gate transmission when auto-CTS enabled; sampled mid-last-stop-bit for timing safety. |
| XTAL1 / XTAL2 | Crystal oscillator interface | XTAL1 accepts crystal or external clock; XTAL2 outputs buffered clock - supports precision timing or custom clock sources. |
| VCC / GND | Power and ground | VCC (pin 26) supplies core and I/O; GND (pin 13) connects to exposed thermal pad - critical for thermal management in continuous operation. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable FIFO trigger levels | Independent RX/TX trigger thresholds (1–64 bytes) via TLR register - enables fine-grained DMA buffer management and interrupt latency control. |
| Auto-RTS with dynamic halt/resume | RTSn deasserts when RX FIFO reaches TCR[3:0] level and reasserts at TCR[7:4] - prevents overrun without host intervention. |
| Enhanced software flow control | Configurable Xon1/Xon2 and Xoff1/Xoff2 characters with optional "Xon Any" resume - supports legacy protocol interoperability and flexible pause/resume signaling. |
| Complete status reporting | Line Status Register (LSR) and Modem Status Register (MSR) report errors, FIFO states, and pin conditions in both normal and Sleep modes - enables robust fault diagnostics. |
| Internal loopback mode | Enables full self-test of transmitter/receiver path without external wiring - validates UART functionality during power-up or field diagnostics. |
Applications
| Industrial PLC Communication | POS Terminal Serial Expansion |
|---|---|
Use Scenario: Connecting multiple RS-232 peripherals (barcode scanners, receipt printers, cash drawers) to a single embedded controller in retail point-of-sale systems. IC Role / Device Role / Timing Role: Dual UART interface managing concurrent serial streams with independent flow control and FIFO buffering to prevent data loss during high-throughput transactions. Use Value: 64-byte FIFOs absorb burst traffic from multiple peripherals; auto-RTS/CTS ensures reliable handshaking even under variable load, eliminating missed commands. |
Use Scenario: Adding two isolated serial ports to an industrial programmable logic controller for Modbus RTU master/slave communication with sensors and actuators. IC Role / Device Role / Timing Role: Hardware-based serial protocol engine handling timing-critical Modbus framing, parity, and inter-character gaps without CPU overhead. Use Value: Programmable baud rate generator supports standard Modbus rates (9.6 kbps–115.2 kbps); industrial temp rating ensures stable operation in cabinet-mounted control panels. |
| Medical Device Data Logging | Network Equipment Console Port |
Use Scenario: Capturing diagnostic telemetry from ECG or infusion pump modules via RS-232 and forwarding to a central logging unit over UART-to-USB bridge. IC Role / Device Role / Timing Role: High-reliability serial bridge with error detection (framing, parity, break) and FIFO overflow protection for life-critical data integrity. Use Value: Receiver FIFO error flags and LSR reporting enable immediate error isolation; Sleep mode reduces power during idle periods in battery-backed devices. |
Use Scenario: Providing dual console/debug ports on enterprise switches or routers for simultaneous firmware updates and real-time diagnostics. IC Role / Device Role / Timing Role: Dual-channel debug interface supporting concurrent CLI sessions and bootlog capture with minimal host resource usage. Use Value: Independent INTA/INTB interrupts allow prioritized servicing; 5 Mbit/s capability accelerates firmware upload compared to legacy UARTs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16C752BIB48 | LQFP48 package (7 × 7 × 1.4 mm); same electrical specs and register set; higher pin count allows easier routing but larger footprint and lower thermal efficiency. | Suitable for prototyping or designs where thermal constraints are less critical and board space permits larger QFP. | Select SC16C752BIB48 when manual soldering, test probing, or legacy PCB layout compatibility is required. |
| TL16C752CPTR | Texas Instruments part; pin/software compatible per datasheet; identical 64-byte FIFOs and flow control features but rated only to +70 °C ambient and lacks 2.5 V support. | Applicable in commercial-temperature consumer or office equipment where extended temperature range is not required. | Choose TL16C752CPTR only for cost-sensitive, non-industrial applications with verified 0–70 °C operating envelope. |
Compared with SC16C752BIB48, the SC16C752BIBS,157 offers superior thermal performance in space-constrained industrial layouts; versus TL16C752CPTR, it adds −40 °C to +85 °C operation and 2.5 V support - critical for modern low-power embedded systems.
Availability
SC16C752BIBS,157 is available at Aetrix Electronics and suitable for industrial PLCs, medical data loggers, POS terminals, and network equipment console interfaces requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SC16C752BIBS,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, RF, and microcontroller technologies.
The SC16C752BIBS,157 belongs to NXP's legacy UART product line designed for robust, low-overhead serial communication in resource-constrained embedded systems - emphasizing register compatibility, industrial reliability, and flexible voltage operation.
FAQ
What voltage levels does the SC16C752BIBS,157 support, and which pins are 5 V tolerant?
The SC16C752BIBS,157 operates at 2.5 V, 3.3 V, and 5 V supply voltages. Only the D0–D7 data bus pins are 5 V tolerant; all other inputs (including CSA, CSB, IOR, IOW, RESET, and modem control pins) must remain within the VCC supply range. This allows safe interfacing with 5 V microcontrollers while maintaining low-voltage core operation for power efficiency.
How does the auto-RTS function work in the SC16C752BIBS,157, and what registers control it?
The auto-RTS function in the SC16C752BIBS,157 automatically asserts RTSA/RTSB when the corresponding receiver FIFO level falls below the halt threshold (TCR[3:0]) and de-asserts them when the level reaches that threshold. It re-asserts once the FIFO drops to the resume threshold (TCR[7:4]). This behavior is enabled by setting EFR[6] = 1 and requires proper initialization of TCR via software - no host polling is needed.
Can the SC16C752BIBS,157 be used in DMA mode, and how are TXRDYn/RXRDYn signals configured for block transfers?
Yes, the SC16C752BIBS,157 supports DMA mode 1 (block transfers) when FCR[3] = 1 and FCR[0] = 1. In this mode, TXRDYn goes LOW when transmit FIFO space exceeds the programmed trigger level, and RXRDYn goes LOW when receive FIFO data exceeds its trigger level - enabling efficient multi-byte DMA bursts without per-character overhead.
What is the maximum baud rate achievable with the SC16C752BIBS,157, and what clock source configuration is required?
The SC16C752BIBS,157 achieves up to 5 Mbit/s at 5 V using a 40 MHz input clock (XTAL1) with divisor = 1 and prescaler enabled (÷4). At 2.5 V, max rate is 3 Mbit/s. The baud rate generator uses a 16-bit divisor (DLL/DLM) and optional prescaler; exact rates depend on integer division of the input clock - fractional divisors are not supported.
Is the SC16C752BIBS,157 pin-compatible with earlier UARTs, and which models share register-level compatibility?
Yes, the SC16C752BIBS,157 is pin- and software-compatible with SC16C752 and TL16C752, sharing identical register maps, interrupt behavior, and initialization sequences. It is also pin-compatible with SC16C2550 but adds enhanced features (e.g., TCR, TLR, EFR) accessible via extended register addressing - ensuring drop-in replacement in legacy designs.
SC16C752BIBS,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Features:
- -
- Number of Channels:
- 2, DUART
- FIFO's:
- 64 Byte
- Protocol:
- -
- Data Rate (Max):
- 5Mbps
- Voltage - Supply:
- 2.5V, 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
SC16C752BIBS,157 FAQ
1.How can I place an order for SC16C752BIBS,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C752BIBS,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C752BIBS,157 reliable?
The price and inventory of SC16C752BIBS,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C752BIBS,157 is usually 5 days.
3.What payment methods are accepted for SC16C752BIBS,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C752BIBS,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C752BIBS,157?
SC16C752BIBS,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C752BIBS,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C752BIBS,157?
For technical support, including SC16C752BIBS,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C752BIBS,157 requirements.
6.How does Aetrix verify that SC16C752BIBS,157 is sourced from the original manufacturer or authorized distributors?
All SC16C752BIBS,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C752BIBS,157 meets industry standards.
7.What is the process for return or replacement of SC16C752BIBS,157?
All SC16C752BIBS,157 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C752BIBS,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C752BIBS,157 part is unused and in its original packaging.
Return procedure for SC16C752BIBS,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C752BIBS,157 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

