NXP Semiconductors SC16C850VIBS,157
- Part No.:
- SC16C850VIBS,157
- Manufacturer:
- NXP Semiconductors
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
SC16C850VIBS,157.pdf
- Description:
- IC UART SINGLE W/FIFO 32-HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16C850VIBS,157 from NXP Semiconductors is a 1.8 V single-channel Universal Asynchronous Receiver and Transmitter (UART) with 128-byte transmit/receive FIFOs, IrDA 1.0 encoder/decoder, and XScale VLIO bus interface. It supports up to 5 Mbit/s data rate at 1.8 V, operates across −40 °C to +85 °C, and delivers programmable baud rate generation with 1/16-step prescaler granularity for non-standard clock sources.
For engineers reviewing the SC16C850VIBS,157 datasheet, SC16C850VIBS,157 pinout, SC16C850VIBS,157 application, or SC16C850VIBS,157 equivalent, key selection considerations include its HVQFN32 package compatibility with high-density embedded designs, 128-level programmable FIFO interrupt triggers, automatic RS-485 driver turn-around with configurable delay, and software compatibility with SC16C650B in legacy systems.
Technical Context
The SC16C850VIBS,157 implements a dual-mode UART architecture supporting both standard 32-byte FIFO operation (backward-compatible with SC16C650B) and extended 128-byte FIFO mode activated via FLWCNTH/RXINTLVL register writes. Its VLIO interface uses AD0–AD7 multiplexed address/data lines with LLA strobe control, enabling efficient register access in Intel XScale-based systems.
It integrates independent hardware flow control (RTS/CTS or DTR/DSR mapping), software flow control (Xon/Xoff with dual-character detection), and IrDA 1.0 physical layer support up to 115.2 kbit/s. The device features a rational baud rate generator accepting up to 80 MHz input clocks, with integer (DLL/DLM) and fractional (CLKPRES) divisor components for precise rate synthesis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.8 V nominal - enables direct integration into low-voltage SoC subsystems without level-shifting. |
| Max Data Rate | 5 Mbit/s - achievable only with 80 MHz external clock; crystal-limited to 1.5 Mbit/s. |
| FIFO Depth | 128-byte TX/RX - reduces CPU interrupt load and improves throughput in bursty serial traffic. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial-grade embedded applications. |
| Interface Bus | XScale VLIO - 8-bit multiplexed AD0–AD7 with LLA, IOR/IOW, CS, supporting register-mapped memory access. |
| IrDA Support | Version 1.0 up to 115.2 kbit/s - integrated encoder/decoder eliminates external transceiver components. |
| RS-485 Mode | Automatic driver turn-around with programmable delay - simplifies half-duplex bus control in industrial networks. |
Pinout & Package
HVQFN32 package (SOT617-1), 5 × 5 × 0.85 mm body, thermally enhanced with exposed center pad requiring PCB thermal vias per NXP guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD0–AD7 | Address/Data bus (bidirectional) | Multiplexed 8-bit VLIO interface - AD0 = LSB address during latch phase, data during transfer phase. |
| CS | Chip Select (active LOW) | Enables register access only when A7=A6=L; isolates device from bus during inactive cycles. |
| IOR / IOW | Read/Write strobe (active LOW) | Controls direction and timing of register read/write transfers on AD0–AD7 bus. |
| LLA | Latch Lower Address (active LOW) | Defines VLIO transaction phase - LOW = address setup, HIGH = data transfer. |
| TX / RX | Transmit/Receive serial data | Full-duplex UART I/O - supports RS-232/RS-485 with external drivers or IrDA directly. |
| RTS / CTS / DTR / DSR / RI / CD | Modem control signals | Standard 6-pin modem interface - RTS/CTS can be remapped to DTR/DSR via AFCR1[2]. |
| INT | Interrupt output | Open-drain or push-pull configurable - asserts on FIFO trigger, error, or modem status events. |
| RESET | Master reset (active LOW) | Hardware-initiated full register reset - synchronizes internal state and disables TX/RX outputs. |
| LOWPWR | Low-power enable (active HIGH) | Shuts down oscillator and isolates host interface - automatic reset on de-assertion. |
| XTAL1 / XTAL2 | Clock input/output | Supports crystal (1–25 MHz) or external clock (up to 80 MHz); XTAL2 floats when external clock used. |
| VDD / VSS | Power supply / ground | 1.8 V core supply; VSS connects to both pin and exposed thermal pad - mandatory for thermal stability. |
Key Features
| Feature | Design Value |
|---|---|
| 128-level programmable FIFO triggers | Enables fine-grained interrupt scheduling - TX/RX trigger levels set independently from 1 to 128 bytes. |
| Automatic RS-485 driver turn-around | Eliminates external timing logic - delay configured via RS485TIME register for reliable half-duplex bus arbitration. |
| Rational baud rate generator | Supports arbitrary rates using integer (DLL/DLM) + fractional (CLKPRES) divisors - achieves ±0.001% accuracy with 80 MHz clock. |
| Extended mode register set | Unlocks 128-byte FIFO, flow control counters (FLWCNTH/FLWCNTL), and enhanced feature registers (EFR, Xon/Xoff) beyond SC16C650B baseline. |
| IrDA 1.0 physical layer | Integrated encoder/decoder - enables infrared communication at 115.2 kbit/s without external SIR/FIR components. |
Applications
| Industrial PLC Serial Gateway | Embedded Linux Terminal Interface |
|---|---|
Use Scenario: Connecting legacy RS-485 field devices (sensors, actuators) to a modern ARM-based controller running real-time Linux. IC Role / Device Role / Timing Role: UART bridge with automatic RS-485 turn-around and hardware flow control, handling bidirectional command/response traffic at 115.2 kbit/s. Use Value: Eliminates need for discrete RS-485 transceivers and timing logic; 128-byte FIFO prevents data loss during kernel context switches. | Use Scenario: Providing console debug port and secondary serial interface on an i.MX6-based HMI panel with space-constrained PCB layout. IC Role / Device Role / Timing Role: High-reliability system console UART with IrDA support for wireless diagnostics and low-power sleep mode during idle periods. Use Value: HVQFN32 footprint saves board area; LOWPWR pin enables <1 µA standby current; IrDA allows cable-free firmware updates. |
| Medical Device Data Logger | Automated Test Equipment (ATE) Controller |
Use Scenario: Capturing time-stamped ECG waveform data from analog front-end ICs and forwarding via RS-232 to PC host software. IC Role / Device Role / Timing Role: High-integrity serial interface with error flagging (parity, framing, overrun) and receive FIFO timeout interrupt for guaranteed packet delivery. Use Value: 128-byte RX FIFO absorbs burst data; time-out interrupt ensures no missed samples even under heavy CPU load. | Use Scenario: Controlling multiple GPIB-to-serial adapters in rack-mounted test instrumentation using a centralized XScale processor. IC Role / Device Role / Timing Role: Multi-drop UART hub with software-compatible SC16C650B register map, enabling drop-in upgrade of legacy test firmware. Use Value: Backward compatibility avoids requalification; 5 Mbit/s capability supports high-speed instrument command streaming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16C750BIBS,157 | 32-byte FIFOs, no IrDA, no RS-485 auto-turnaround, same HVQFN32 package and VLIO interface. | Limited to lower-throughput legacy systems where 128-byte buffering or infrared is unnecessary. | Select when cost sensitivity outweighs FIFO depth and advanced feature requirements. |
| TUSB3410IRHBR | USB-to-UART bridge with integrated USB 2.0 PHY; 64-byte FIFO; no VLIO or RS-485 support. | Replaces parallel bus UARTs with USB host connectivity - requires driver stack changes and lacks direct SoC integration. | Choose only when migrating from parallel to USB host interface; not a functional replacement for SC16C850VIBS,157 in VLIO-based designs. |
Compared with SC16C750BIBS,157, the SC16C850VIBS,157 provides 4× deeper FIFOs and critical industrial features like RS-485 turn-around and IrDA; versus TUSB3410IRHBR, it offers native SoC bus integration without USB protocol overhead or host driver dependencies.
Availability
SC16C850VIBS,157 is available at Aetrix Electronics and suitable for industrial PLC gateways, embedded Linux terminal interfaces, medical data loggers, automated test equipment controllers, and RS-485 sensor networks requiring stable component supply and long-term lifecycle support.
Supply support for SC16C850VIBS,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and interface IP.
The SC16C850VIBS,157 belongs to NXP's high-performance UART product line designed specifically for resource-constrained, low-voltage embedded systems requiring robust serial communication, industrial bus compatibility, and minimal external component count.
FAQ
What is the maximum serial data rate supported by the SC16C850VIBS,157?
The SC16C850VIBS,157 supports up to 5 Mbit/s - but only when driven by an 80 MHz external clock applied to the XTAL1 pin. With a crystal oscillator (e.g., 1.8432 MHz), the maximum achievable rate is 1.5 Mbit/s. The actual rate depends on programmed divisor values in DLL, DLM, and CLKPRES registers, and must account for stop bit, parity, and word length configuration in the Line Control Register.
Does the SC16C850VIBS,157 support RS-485 half-duplex operation?
Yes, the SC16C850VIBS,157 includes dedicated hardware for automatic RS-485 driver turn-around. When enabled via the Enhanced Feature Register, it asserts DE (driver enable) automatically before transmission and de-asserts it after the final stop bit, with programmable delay controlled by the RS485TIME register - eliminating need for external timing circuitry or GPIO toggling.
How does the SC16C850VIBS,157 handle low-power operation?
The SC16C850VIBS,157 implements low-power mode via the LOWPWR pin (active HIGH). When asserted, it shuts down the internal oscillator and isolates host interface pins (AD0–AD7, IOR, IOW, etc.) from the bus to minimize leakage. Upon de-assertion, the device performs an automatic hardware reset - restoring all registers to default states and re-enabling normal operation without external reset sequencing.
Is the SC16C850VIBS,157 software-compatible with older UARTs?
Yes, the SC16C850VIBS,157 is fully software-compatible with the SC16C650B after power-on reset or software reset. Its register map, bit definitions, and interrupt behavior match the SC16C650B in standard 32-byte FIFO mode. Extended features (128-byte FIFO, IrDA, RS-485 control) are accessed only when specific extended-mode registers are written, preserving legacy firmware compatibility.
What package type and thermal requirements apply to the SC16C850VIBS,157?
The SC16C850VIBS,157 is supplied in the HVQFN32 (SOT617-1) package - 5 × 5 × 0.85 mm with an exposed thermal pad. Per NXP documentation, the VSS pin and exposed pad must both be soldered to a PCB ground plane, and thermal vias are required beneath the pad to ensure proper heat conduction and long-term reliability under continuous 5 Mbit/s operation.
SC16C850VIBS,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Features:
- -
- Number of Channels:
- 1, UART
- FIFO's:
- 128 Byte
- Protocol:
- RS485
- Data Rate (Max):
- 5Mbps
- Voltage - Supply:
- 1.8V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- Yes
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
SC16C850VIBS,157 FAQ
1.How can I place an order for SC16C850VIBS,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16C850VIBS,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16C850VIBS,157 reliable?
The price and inventory of SC16C850VIBS,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16C850VIBS,157 is usually 5 days.
3.What payment methods are accepted for SC16C850VIBS,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16C850VIBS,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16C850VIBS,157?
SC16C850VIBS,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16C850VIBS,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16C850VIBS,157?
For technical support, including SC16C850VIBS,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16C850VIBS,157 requirements.
6.How does Aetrix verify that SC16C850VIBS,157 is sourced from the original manufacturer or authorized distributors?
All SC16C850VIBS,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16C850VIBS,157 meets industry standards.
7.What is the process for return or replacement of SC16C850VIBS,157?
All SC16C850VIBS,157 units undergo pre-shipment inspection (PSI). If there is an issue with SC16C850VIBS,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16C850VIBS,157 part is unused and in its original packaging.
Return procedure for SC16C850VIBS,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16C850VIBS,157 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

