NXP Semiconductors SC16IS741IPW,112
- Part No.:
- SC16IS741IPW,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SC16IS741IPW,112.pdf
- Description:
- IC UART 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS741IPW,112 from NXP Semiconductors is a single-channel UART bridge IC with I²C-bus or SPI slave interface, supporting up to 5 Mbit/s data rates, 64-byte TX/RX FIFOs, and automatic RS-485 direction control via RTS. It operates at 2.5 V or 3.3 V, features software reset, IrDA SIR support, and targets battery-powered industrial serial gateways.
For engineers reviewing the SC16IS741IPW,112 datasheet, SC16IS741IPW,112 pinout, SC16IS741IPW,112 application, or SC16IS741IPW,112 equivalent, key selection criteria include dual-interface flexibility (I²C/SPI), low sleep current (<30 µA), hardware/software flow control, RS-485 auto-direction, and 16C450 register compatibility for legacy software porting.
Technical Context
The SC16IS741IPW,112 implements a full-duplex UART with programmable baud rate generator (divisor range 1–65535), selectable 16× or 4× clock mode, and independent RX/TX FIFO trigger level programming via TLR or FCR. Its register set is fully backward-compatible with the 16C450, enabling direct software reuse.
It supports two distinct physical interfaces: I²C-bus slave mode (400 kbit/s fast-mode compliant, noise-filtered SCL/SDA) and SPI slave mode (Mode 0 only), selected by the dedicated I2C/SPI pin. Both interfaces share identical register access and interrupt behavior via IRQ (open-drain, active LOW).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Type | I²C-bus slave (400 kbit/s) or SPI slave (Mode 0); selected by dedicated I2C/SPI pin |
| UART Data Rate | Up to 5 Mbit/s in 16× clock mode; enables high-speed serial bridging without CPU overhead |
| FIFO Depth | 64-byte transmit and receive FIFOs; reduces host interrupt frequency and improves throughput stability |
| Supply Voltage | 2.5 V or 3.3 V operation; supports mixed-voltage system integration with minimal level-shifting |
| Sleep Current | <30 µA at 3.3 V; extends battery life in portable and remote sensor nodes |
| Temperature Range | −40 °C to +95 °C; qualified for industrial automation and factory floor deployment |
| RS-485 Control | Automatic driver direction control via RTS signal; eliminates external logic for half-duplex bus management |
Pinout & Package
TSSOP16 package (SOT403-1), 4.4 mm body width, surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Power supply | 2.5 V or 3.3 V main supply; decoupling capacitor required per datasheet layout guidelines |
| CS/A0 (Pin 2) | Interface select / address bit | In SPI mode: chip select (active LOW); in I²C mode: device address bit A0 |
| SI/A1 (Pin 3) | Data input / address bit | In SPI mode: serial data input; in I²C mode: device address bit A1 |
| SO (Pin 4) | SPI data output | 3-stateable output in SPI mode; undefined (must be NC) in I²C mode |
| SCL/SCLK (Pin 5) | Clock input | Shared clock line for both I²C (SCL) and SPI (SCLK) operation |
| SDA (Pin 6) | I²C bidirectional data | Open-drain I²C data line; must connect to VSS in SPI mode |
| IRQ (Pin 7) | Interrupt output | Open-drain, active LOW interrupt; requires external pull-up (1 kΩ @ 3.3 V) |
| I2C/SPI (Pin 8) | Interface mode select | Logic HIGH = I²C mode; Logic LOW = SPI mode; hardwired at power-up |
| VSS (Pin 9) | Ground | Digital ground reference; separate analog/digital grounding not required |
| RTS (Pin 10) | Request-to-send output | Active LOW; controls RS-485 driver direction and enables auto-hardware flow control |
| CTS (Pin 11) | Clear-to-send input | Active LOW; enables auto-hardware flow control when EFR[7] is set |
| TX (Pin 12) | UART transmit output | Drives RS-232/RS-485 transceivers; disabled during local loopback mode |
| RX (Pin 13) | UART receive input | Accepts RS-232/RS-485 receiver outputs; disabled during local loopback mode |
| RESET (Pin 14) | Hardware reset input | Active LOW asynchronous reset; initializes registers except DLL/DLH/XON/XOFF values |
| XTAL1 (Pin 15) | Crystal/clock input | Connects to crystal (with XTAL2) or external clock source; supports 1.8432 MHz or 3.072 MHz crystals |
| XTAL2 (Pin 16) | Crystal/clock output | Crystal oscillator output node; no external load required beyond crystal specs |
Key Features
| Feature | Design Value |
|---|---|
| 16C450 register compatibility | Enables drop-in software replacement of legacy UARTs without driver modification |
| Auto RS-485 direction control | Eliminates external direction-control logic and timing-critical GPIO toggling |
| Independent RX/TX FIFO trigger levels | Allows fine-grained interrupt tuning to match host processing latency and buffer size |
| Programmable Xon/Xoff characters | Supports single or dual-character flow control sequences for robust protocol interoperability |
| IrDA SIR encoder/decoder interface | Direct connection to IrDA physical layer without external encoding logic |
Applications
| Industrial Serial Gateway | Portable Diagnostic Tool |
|---|---|
Use Scenario: Connecting PLCs, HMIs, and sensors over RS-485 to an I²C-based microcontroller in a compact enclosure. IC Role / Device Role / Timing Role: Protocol translation bridge between I²C master MCU and multi-drop RS-485 fieldbus. Use Value: Enables deterministic communication using auto RTS-driven RS-485 direction control and 64-byte FIFOs to absorb burst traffic without packet loss. | Use Scenario: Handheld device with Bluetooth/Wi-Fi MCU communicating with legacy medical or automotive diagnostic equipment via RS-232. IC Role / Device Role / Timing Role: UART interface co-processor handling serial framing, flow control, and baud rate generation offload from main SoC. Use Value: Reduces host CPU load via hardware flow control and deep FIFOs, while <30 µA sleep current extends battery runtime between charges. |
| Factory Automation Node | Cellular Data Terminal |
Use Scenario: Edge controller aggregating Modbus RTU data from multiple sensors and forwarding via Ethernet or cellular modem. IC Role / Device Role / Timing Role: High-reliability serial interface with automatic error recovery, break detection, and time-out interrupts for noisy industrial environments. Use Value: Guarantees data integrity with framing/parity/break error reporting and configurable RX time-out interrupt to prevent FIFO starvation. | Use Scenario: LTE module add-on board where host processor uses SPI to configure and exchange AT commands with cellular modem. IC Role / Device Role / Timing Role: SPI-to-serial bridge providing standardized UART interface to modem, isolating host from modem-specific timing constraints. Use Value: Simplifies firmware development via 16C450 register mapping and supports up to 5 Mbit/s for fast firmware updates and high-throughput data sessions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS752IPW,118 | Dual-channel UART; same I²C/SPI interface, 64-byte FIFOs per channel, identical package | Requires two independent serial links (e.g., simultaneous RS-232 + RS-485); higher channel density needed | Select when dual UART functionality is required; pinout and register map are identical per channel, but I²C address differs |
| MAX3107ETJ+ | Single UART with SPI-only interface; 128-byte FIFOs; operates at 1.8–5.5 V; no I²C support | Preferred in ultra-low-voltage systems or where SPI is sole interface requirement; lacks I²C option and RS-485 auto-direction | Choose when wider voltage range or larger FIFOs are critical, and I²C compatibility is unnecessary |
Compared with SC16IS741IPW,112, the SC16IS752IPW,118 offers dual-channel capability in the same footprint but increases complexity for single-link use, while the MAX3107ETJ+ provides deeper FIFOs and broader voltage support but sacrifices I²C interface flexibility and RS-485 hardware automation.
Availability
SC16IS741IPW,112 is available at Aetrix Electronics and suitable for factory automation, portable diagnostics, and cellular terminal designs requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for SC16IS741IPW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with broad expertise in interface, RF, and microcontroller technologies.
The SC16IS741IPW,112 belongs to NXP's SC16IS family of intelligent UART bridges, designed specifically to simplify serial protocol conversion in resource-constrained embedded systems while maintaining software compatibility with legacy platforms.
FAQ
What interface protocols does the SC16IS741IPW,112 support?
The SC16IS741IPW,112 supports I²C-bus slave mode (up to 400 kbit/s) and SPI slave mode (Mode 0 only). Interface selection is controlled by the dedicated I2C/SPI pin: logic HIGH selects I²C, logic LOW selects SPI. Both interfaces provide identical register-level access to the UART and share the same IRQ output behavior. The SC16IS741IPW,112 does not support master-mode operation on either bus.
Does the SC16IS741IPW,112 support automatic RS-485 half-duplex direction control?
Yes, the SC16IS741IPW,112 provides built-in automatic RS-485 driver direction control via its RTS output pin. When enabled through the Enhanced Feature Register (EFR[6]), RTS toggles automatically based on RX FIFO fill level - asserting LOW when space is available and deasserting HIGH when the FIFO nears capacity. This eliminates external direction-control logic and ensures glitch-free bus arbitration. The SC16IS741IPW,112 also supports RTS polarity inversion for compatibility with inverted-enable transceivers.
What is the maximum UART data rate achievable with the SC16IS741IPW,112?
The SC16IS741IPW,112 supports UART data rates up to 5 Mbit/s when operating in 16× clock mode with an appropriate crystal or external clock source. This maximum rate assumes proper configuration of the programmable baud rate generator (DLL/DLH registers) and prescaler (MCR[7]). At lower rates (e.g., 9600 or 115200 bps), the SC16IS741IPW,112 achieves zero percent error using common crystals like 1.8432 MHz or 3.072 MHz, as verified in Tables 7 and 8 of the official datasheet.
How does the SC16IS741IPW,112 handle low-power operation?
The SC16IS741IPW,112 enters Sleep mode when EFR[4] and IER[4] are both set, and conditions are met: RX line idle, TX FIFO and shift register empty, and no pending interrupts except THR. In Sleep mode, the internal UART clock stops, reducing current draw to less than 30 µA at 3.3 V. Wake-up occurs on RX activity, modem pin change, or TX FIFO write. Note that DLL/DLH writes must be performed before entering Sleep mode, as baud rate programming is disabled during sleep.
Is the SC16IS741IPW,112 software-compatible with legacy UARTs?
Yes, the SC16IS741IPW,112 features a register set fully backward-compatible with the industry-standard 16C450 UART. This allows existing drivers and firmware written for 16C450-based systems to operate without modification when interfacing with the SC16IS741IPW,112. All core registers - including RHR/THR, IER, FCR, LCR, MCR, LSR, and MSR - retain identical bit definitions and memory-mapped addresses, ensuring seamless software porting across platforms.
SC16IS741IPW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 6mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 16-TSSOP
- Grade:
- -
- Qualification:
- -
SC16IS741IPW,112 FAQ
1.How can I place an order for SC16IS741IPW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS741IPW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS741IPW,112 reliable?
The price and inventory of SC16IS741IPW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS741IPW,112 is usually 5 days.
3.What payment methods are accepted for SC16IS741IPW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS741IPW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS741IPW,112?
SC16IS741IPW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS741IPW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS741IPW,112?
For technical support, including SC16IS741IPW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS741IPW,112 requirements.
6.How does Aetrix verify that SC16IS741IPW,112 is sourced from the original manufacturer or authorized distributors?
All SC16IS741IPW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS741IPW,112 meets industry standards.
7.What is the process for return or replacement of SC16IS741IPW,112?
All SC16IS741IPW,112 units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS741IPW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS741IPW,112 part is unused and in its original packaging.
Return procedure for SC16IS741IPW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS741IPW,112 Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

