My Inquiry
My Account
NXP Semiconductors SC16IS750IBS,128
- Part No.:
- SC16IS750IBS,128
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SC16IS750IBS,128.pdf
- Description:
- IC UART I2C/SPI 24-HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,374
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS750IBS,128 from NXP Semiconductors is a single-channel UART IC with dual I²C-bus/SPI interface, 64-byte TX/RX FIFOs, IrDA SIR support up to 115.2 kbit/s, and 8 programmable GPIOs - designed for protocol bridging between microcontrollers and RS-232/RS-485 peripherals in space-constrained industrial edge nodes.
For engineers reviewing the SC16IS750IBS,128 datasheet, SC16IS750IBS,128 pinout, SC16IS750IBS,128 application, or SC16IS750IBS,128 equivalent, this device delivers verified hardware/software flow control, automatic RS-485 direction management, 5 Mbit/s baud rate capability, and 16C450 register compatibility - critical for legacy software porting and low-overhead serial subsystem design.
Technical Context
The SC16IS750IBS,128 implements a full-duplex UART core with independent transmitter and receiver FIFOs (64 bytes each), programmable trigger levels via TLR/FCR, and auto RTS/CTS hardware flow control governed by halt/resume thresholds in the TCR register. Its register set is backward-compatible with the 16C450, enabling drop-in software reuse across platforms.
It supports dual interface modes: I²C-bus target mode at ≤400 kbit/s (with noise filtering) or SPI target mode at ≤4 Mbit/s (Mode 0), selected by the I2C/SPI pin. Clock input accepts either crystal (XTAL1/XTAL2) or external clock, and sleep current is <30 μA at 3.3 V - optimized for battery-powered operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rate Max | 5 Mbit/s in 16× clock mode - enables high-speed serial links without oversampling penalties. |
| FIFO Depth | 64 bytes TX + 64 bytes RX - reduces host CPU interrupt load and prevents overrun under burst traffic. |
| Interface Options | I²C-bus (≤400 kbit/s) or SPI (≤4 Mbit/s, Mode 0) - selectable via I2C/SPI pin; no firmware reconfiguration needed. |
| IrDA SIR Speed | Up to 115.2 kbit/s - supports infrared data exchange compliant with IrDA 1.0 physical layer. |
| GPIO Count | 8 programmable I/O pins (GPIO0–GPIO7) - configurable as general-purpose or modem control signals (DSR/DTR/CD/RI). |
| Supply Voltage | 2.5 V or 3.3 V - compatible with modern low-voltage MCU I/O domains and mixed-voltage system design. |
| Operating Temp | −40 °C to +95 °C - qualified for industrial ambient conditions including factory automation and outdoor edge gateways. |
Pinout & Package
SC16IS750IBS,128 uses the HVQFN24 (SOT616-3) package: 4 × 4 × 0.85 mm body, 24 terminals, exposed thermal pad (VSS center pad) requiring PCB grounding for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RESET | Hardware reset input | Active-low asynchronous reset; initializes all registers except DLL/DLH/XON1/XON2/XOFF1/XOFF2. |
| 2 XTAL1 | Clock input | Crystal or external clock source; forms oscillator with XTAL2 or accepts system clock directly. |
| 3 XTAL2 | Clock output | Oscillator output node; must be left unconnected when using external clock input on XTAL1. |
| 4 VDD | Power supply | 2.5 V or 3.3 V main supply; decoupling capacitor required near pin for stable operation. |
| 5 I2C/SPI | Interface select | High = I²C mode; Low = SPI mode - sets internal bus controller architecture at power-up. |
| 6 CS/A0 | Chip select / I²C address bit | SPI: active-low chip select (Schmitt-trigger); I²C: LSB of 7-bit slave address (with A1). |
| 7 SI/A1 | SPI data in / I²C address bit | SPI: serial data input; I²C: MSB of 7-bit slave address (with A0); determines base I²C address. |
| 8 SO | SPI data output | 3-stateable SPI MISO; undefined in I²C mode - must be left unconnected. |
| 9 SCL/SCLK | Clock input | I²C: bidirectional clock line; SPI: serial clock input - shared pin, function determined by I2C/SPI state. |
| 10 SDA | I²C data I/O | Open-drain I²C data line in I²C mode; must tie to VSS in SPI mode - not used otherwise. |
| 11 IRQ | Interrupt output | Open-drain active-low interrupt; requires external pull-up (1 kΩ @ 3.3 V) to signal UART/modem/GPIO events. |
| 12–15 GPIO0–GPIO3 | Programmable I/O | Bi-directional with internal pull-up; configurable as inputs, outputs, or interrupt sources via IOControl register. |
| 17–20 GPIO4/DSR–GPIO7/RI | Multi-function I/O | Configurable as GPIO or modem status/control signals (DSR/DTR/CD/RI) via IOControl bit 1. |
| 21 RTS | UART request-to-send | Active-low output; auto-controlled for RS-485 direction or hardware flow control when EFR[6] enabled. |
| 22 CTS | UART clear-to-send | Active-low input; enables auto-transmit gating when EFR[7] enabled - prevents TX overrun. |
| 23 TX | UART transmit output | Asynchronous serial output; disabled during local loopback mode; drives RS-232/RS-485 transceivers. |
| 24 RX | UART receive input | Asynchronous serial input; disabled during local loopback; accepts TTL-level signals from transceivers. |
| VSS (16 + center pad) | Ground | Two dedicated VSS pins plus exposed thermal pad - all must connect to PCB ground plane for thermal stability and noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Auto RS-485 direction control | RTS pin automatically manages driver enable/disable timing - eliminates external logic and timing-critical discrete control. |
| Backward-compatible register map | Fully matches 16C450 layout - allows direct reuse of existing UART drivers and BSP code without modification. |
| Independent TX/RX enable control | Transmitter and receiver can be powered down separately - reduces dynamic power in half-duplex or receive-only use cases. |
| Programmable character format | 5–8 bit word length, 1/1.5/2 stop bits, even/odd/no parity - supports legacy protocols and custom framing schemes. |
| Stale-data RX timeout interrupt | Triggers when RX FIFO contains unread data > 4 character times - prevents silent buffer lockup in idle-link scenarios. |
| Software reset capability | Register-based reset (via LCR[7]) - enables UART reinitialization without toggling external RESET pin or power cycle. |
Applications
| Industrial PLC Communication | Portable Diagnostic Tool |
|---|---|
Use Scenario: Connecting ARM-based PLC controllers to legacy RS-485 field devices (sensors, actuators) over long cable runs in noisy factory environments. IC Role / Device Role / Timing Role: Protocol bridge converting I²C commands from host MCU into RS-485 UART frames with automatic direction control and hardware flow control. Use Value: Eliminates need for discrete level shifters and direction logic; 64-byte FIFO absorbs jitter from motor drive noise; IrDA SIR enables wireless configuration via handheld PDA. |
Use Scenario: Handheld automotive diagnostic tool interfacing with OBD-II ports using RS-232 and supporting firmware updates via infrared. IC Role / Device Role / Timing Role: Single-chip UART with integrated IrDA encoder/decoder and GPIOs for button/LED control - replaces multi-component solution. Use Value: Reduces BOM count and PCB area; 30 μA sleep current extends battery life; 2.5 V/3.3 V operation matches Li-ion battery voltage range. |
| Smart Energy Meter Interface | IIoT Gateway Serial Hub |
Use Scenario: Adding secure, isolated serial communication to smart electricity meters for AMI (Advanced Metering Infrastructure) backhaul via RS-485 HAN networks. IC Role / Device Role / Timing Role: Isolated UART interface handling metering data aggregation and command response with error detection and flow control. Use Value: Hardware flow control prevents data loss during RF interference bursts; 16C450 compatibility ensures integration with legacy meter firmware stacks. |
Use Scenario: Edge gateway aggregating data from multiple Modbus RTU sensors via RS-485, while exposing unified I²C interface to host SoC. IC Role / Device Role / Timing Role: Multi-drop serial hub managing up to 8 sensor channels via GPIO-configured addressing and automatic address detection. Use Value: Automatic RS-485 target address detection simplifies topology changes; 8 GPIOs support channel enable/disable and fault signaling without extra logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS760IBS | Supports SPI up to 15 Mbit/s and IrDA SIR up to 1.152 Mbit/s; otherwise functionally identical. | Required only when higher SPI throughput or faster IrDA link is needed; not drop-in for existing 4 Mbit/s SPI designs. | Select SC16IS760IBS only if your host SPI interface exceeds 4 Mbit/s or requires 1.152 Mbit/s IrDA - otherwise SC16IS750IBS,128 is optimal. |
| MAX3107ETJ+ | 3.3 V only; supports SPI only (no I²C); 128-byte FIFOs; no IrDA; different register map. | Better suited for high-FIFO-depth, SPI-only systems where 16C450 compatibility is not required. | Choose MAX3107ETJ+ only when maximizing FIFO depth and SPI speed is critical and software portability is secondary. |
Compared with SC16IS760IBS and MAX3107ETJ+, the SC16IS750IBS,128 uniquely balances I²C/SPI flexibility, 16C450 register compatibility, IrDA SIR support, and industrial temperature range - making it the most broadly deployable option for embedded serial bridging where software reuse and mixed-interface design are priorities.
Availability
SC16IS750IBS,128 is available at Aetrix Electronics and suitable for industrial automation, portable diagnostics, smart metering, and IIoT gateway applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for SC16IS750IBS,128 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT markets, with deep expertise in interface, security, and power management ICs.
The SC16IS750IBS,128 belongs to NXP's SC16IS7xx UART bridge family - engineered specifically to simplify migration from legacy 16C450-based systems while adding modern features like I²C/SPI flexibility, low-power operation, and integrated GPIOs.
FAQ
What interface modes does the SC16IS750IBS,128 support?
The SC16IS750IBS,128 supports both I²C-bus (target mode, ≤400 kbit/s) and SPI (target mode, ≤4 Mbit/s, Mode 0), selected by the logic level on the I2C/SPI pin at power-up. It does not support master-mode operation or UART-to-UART bridging - its role is strictly host-to-peripheral serial protocol conversion.
Does the SC16IS750IBS,128 require an external crystal?
No - the SC16IS750IBS,128 accepts either a crystal (between XTAL1 and XTAL2) or an external clock signal applied to XTAL1. When using an external clock, XTAL2 must be left unconnected. Crystal start-up time varies by component but may require several milliseconds before stable UART operation begins.
How does automatic RS-485 direction control work on the SC16IS750IBS,128?
The SC16IS750IBS,128 uses the RTS pin to automatically control RS-485 driver direction: RTS asserts (goes LOW) before transmission starts and deasserts (goes HIGH) after the last stop bit. This timing is hardware-generated and requires no software intervention - eliminating race conditions common in GPIO-driven solutions.
Can the SC16IS750IBS,128 operate at 2.5 V and 3.3 V simultaneously?
No - the SC16IS750IBS,128 operates from a single VDD supply at either 2.5 V or 3.3 V (±10 %), with corresponding pull-up resistor values (1.5 kΩ for 2.5 V, 1 kΩ for 3.3 V) on the IRQ pin. Mixed-voltage I/O is not supported; all interface and GPIO pins reference the same VDD rail.
Is the SC16IS750IBS,128 pin-compatible with the SC16IS740 or SC16IS760?
The SC16IS750IBS,128 shares identical HVQFN24 pinout and register mapping with SC16IS760IBS, making them pin-compatible. However, SC16IS740 uses TSSOP16 and lacks GPIOs - it is not pin-compatible. Always verify SPI clock speed and IrDA requirements before substituting SC16IS760IBS for SC16IS750IBS,128.
SC16IS750IBS,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-VFQFN Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 6mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 24-HVQFN (4x4)
- Grade:
- -
- Qualification:
- -
SC16IS750IBS,128 FAQ
1.How can I place an order for SC16IS750IBS,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS750IBS,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS750IBS,128 reliable?
The price and inventory of SC16IS750IBS,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS750IBS,128 is usually 5 days.
3.What payment methods are accepted for SC16IS750IBS,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS750IBS,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS750IBS,128?
SC16IS750IBS,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS750IBS,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS750IBS,128?
For technical support, including SC16IS750IBS,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS750IBS,128 requirements.
6.How does Aetrix verify that SC16IS750IBS,128 is sourced from the original manufacturer or authorized distributors?
All SC16IS750IBS,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS750IBS,128 meets industry standards.
7.What is the process for return or replacement of SC16IS750IBS,128?
All SC16IS750IBS,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS750IBS,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS750IBS,128 part is unused and in its original packaging.
Return procedure for SC16IS750IBS,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS750IBS,128 Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
