My Inquiry
My Account
NXP Semiconductors SC16IS750IPW-S
- Part No.:
- SC16IS750IPW-S
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SC16IS750IPW-S.pdf
- Description:
- IC UART I2C/SPI 24-TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,575
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS750IPW-S from NXP Semiconductors is a single-channel UART IC with dual I²C-bus/SPI interface, 64-byte TX/RX FIFOs, IrDA SIR support up to 115.2 kbit/s, and 8 programmable GPIOs - enabling protocol bridging between microcontrollers and RS-232/RS-485 peripherals in space-constrained industrial gateways.
For engineers reviewing the SC16IS750IPW-S datasheet, SC16IS750IPW-S pinout, SC16IS750IPW-S application, or SC16IS750IPW-S equivalent, this page delivers verified electrical specs, TSSOP24 pin mapping, hardware/software flow control behavior, automatic RS-485 direction control, and validated alternative parts for embedded serial expansion.
Technical Context
The SC16IS750IPW-S implements a register-compatible 16C450 UART core with fully independent transmitter and receiver enable control, programmable baud rate generator (divisor range 1–65535), and dual-mode interface selection via the I2C/SPI pin. Its FIFO architecture supports configurable trigger levels (via FCR and TLR registers) and auto-hardware flow control using RTS/CTS with halt/resume thresholds defined in the TCR register.
It integrates IrDA SIR encoder/decoder logic compliant with IrDA 1.0, supports both single and double Xon/Xoff software flow control characters, and provides automatic RS-485 half-duplex driver direction control via RTS signal inversion - all while maintaining <30 μA sleep current at 3.3 V and operation across –40 °C to +95 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | Selectable I²C-bus (400 kbit/s max) or SPI (4 Mbit/s max); target-only mode; no host functionality |
| FIFO depth | 64-byte transmit and receive buffers with error status tagging; reduces CPU interrupt load in burst data scenarios |
| Baud rate | Up to 5 Mbit/s in 16× clock mode; enables high-speed modem, barcode scanner, and industrial PLC link rates |
| GPIO count | 8 programmable I/O pins (GPIO0–GPIO7), configurable as DSR/DTR/CD/RI modem signals or general-purpose I/O |
| IrDA support | Built-in IrDA SIR encoder/decoder supporting 115.2 kbit/s; no external transceiver required for legacy infrared peripherals |
| Power supply | 2.5 V or 3.3 V operation; sleep current <30 μA at 3.3 V - suitable for battery-backed remote sensors |
| Temperature range | Industrial grade: –40 °C to +95 °C; qualified for factory automation and outdoor telemetry nodes |
Pinout & Package
TSSOP24 package (SOT355-1): plastic thin shrink small outline, 24 leads, 4.4 mm body width, lead pitch 0.65 mm; RoHS-compliant, surface-mount compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 XTAL2 | Crystal oscillator output | Drives external crystal (or receives clock input when XTAL1 is used as input); forms internal timing reference |
| 2 XTAL1 | Crystal oscillator input / clock input | Accepts crystal (with XTAL2) or external clock source; determines UART baud base frequency |
| 3 RESET | Hardware reset input (active LOW) | Synchronously resets all registers and disables TX/RX; requires ≥100 ns pulse width |
| 4 RX | UART receiver input | Accepts TTL-level serial data; supports RS-232/RS-485 level-shifting externally; loopback-capable |
| 5 TX | UART transmitter output | Drives TTL-level serial data; open-drain capable via external pull-up; disabled during local loopback |
| 6 CTS | Clear-to-send input (active LOW) | Controls transmit enable under auto-CTS mode; status readable via MSR[4]; must be pulled HIGH when unused |
| 7 RTS | Request-to-send output (active LOW) | Indicates RX FIFO readiness; drives RS-485 DE/RE lines directly; polarity invertible via register |
| 8 GPIO7/RI | Programmable I/O or Ring Indicator | Configurable as general I/O or modem RI signal; active-pull-up input; controlled by IOControl register |
| 9 GPIO6/CD | Programmable I/O or Carrier Detect | Configurable as general I/O or modem CD signal; supports interrupt-on-change; shares same register control |
| 10 GPIO5/DTR | Programmable I/O or Data Terminal Ready | Configurable as general I/O or modem DTR signal; bidirectional with programmable direction register |
| 11 GPIO4/DSR | Programmable I/O or Data Set Ready | Configurable as general I/O or modem DSR signal; interrupt-capable; default input with pull-up |
| 12 VSS | Ground | Digital ground reference for all I/O and core logic; must be low-impedance connection to PCB plane |
| 13 VDD | Power supply | 2.5 V or 3.3 V nominal; decoupling capacitor (100 nF) required within 10 mm of pin |
| 14 A0 | I²C address select / SPI chip select | In I²C mode: LSB of 7-bit slave address; in SPI mode: active-LOW chip select (Schmitt-triggered) |
| 15 A1 | I²C address select / SPI data input | In I²C mode: MSB of 7-bit slave address; in SPI mode: serial data input (SI) |
| 16 SO | SPI data output | 3-stateable SPI MISO; high-impedance when CS inactive or I²C mode selected; must tie to VSS in I²C mode |
| 17 SCL/SCLK | I²C clock / SPI clock input | In I²C mode: bidirectional clock line; in SPI mode: master-generated clock (Mode 0, CPOL=0, CPHA=0) |
| 18 SDA | I²C data I/O / SPI undefined | In I²C mode: open-drain bidirectional data line; in SPI mode: must be connected to VSS |
| 19 IRQ | Interrupt request output (open-drain) | Active-LOW interrupt signal; requires external 1 kΩ pull-up to VDD (3.3 V) or 1.5 kΩ (2.5 V) |
| 20 GPIO0 | General-purpose I/O | Configurable input/output with active pull-up; supports edge-triggered interrupts; default input after reset |
| 21 GPIO1 | General-purpose I/O | Same electrical characteristics as GPIO0; independently controllable via IODir and IOState registers |
| 22 GPIO2 | General-purpose I/O | Supports bit-wise read/write; interrupt-enable bits per pin in IOIntEna register |
| 23 GPIO3 | General-purpose I/O | Can be masked from interrupt generation; retains state during sleep mode if powered |
Key Features
| Feature | Design Value |
|---|---|
| Backward-compatible register set | Fully matches 16C450 addressing and bit layout - enables drop-in software porting from legacy UART platforms |
| Auto RS-485 direction control | RTS pin automatically manages DE/RE lines without external logic or MCU intervention - simplifies half-duplex bus design |
| Independent TX/RX enable | Transmitter and receiver can be disabled separately via MCR bits - allows power-gating unused paths in low-power modes |
| Programmable character format | Supports 5–8 bit words, even/odd/no parity, 1/1.5/2 stop bits - accommodates legacy industrial protocols like Modbus RTU |
| Stale-data timeout interrupt | Generates RX time-out interrupt when FIFO contains unread data >4 character times - prevents data loss in idle-link scenarios |
| Software reset capability | Full register reset initiated via UART command - eliminates need for hardware reset assertion during firmware updates |
Applications
| Industrial PLC Serial Gateway | Portable Barcode Scanner Interface |
|---|---|
Use Scenario: Connecting ARM-based controller to legacy RS-485 Modbus RTU field devices via compact PCB. IC Role / Device Role / Timing Role: UART bridge translating I²C commands from host MCU into RS-485 serial frames with automatic direction control. Use Value: Eliminates discrete level shifters and direction logic; 64-byte FIFO absorbs burst polling traffic; <30 μA sleep current extends battery life in handheld units. |
Use Scenario: Integrating infrared barcode scanner into wearable inventory terminal with limited board area. IC Role / Device Role / Timing Role: IrDA SIR physical layer interface handling 115.2 kbit/s encoded pulses without external transceiver. Use Value: Reduces BOM count by 3 components; built-in encoder/decoder ensures timing compliance; GPIOs configure scanner trigger and status LEDs. |
| Smart Energy Meter Communication Module | Medical Device RS-232 Diagnostic Port |
Use Scenario: Adding secure two-way communication to electricity meter using isolated RS-485 and I²C-connected security MCU. IC Role / Device Role / Timing Role: Isolated UART interface managing secure firmware updates and tariff data exchange over noisy power-line environments. Use Value: Auto hardware flow control prevents buffer overrun during high-noise transmission; 64-byte FIFO tolerates transient isolation delays. |
Use Scenario: Enabling service technician access to diagnostic logs via standard DB9 RS-232 port on patient monitor. IC Role / Device Role / Timing Role: Level-translated UART interface converting I²C commands from main SoC into RS-232 voltage levels. Use Value: Software-configurable framing (7E1, 8N1) supports multiple legacy diagnostic tools; IRQ pin enables low-latency log streaming without polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS760IPW | Supports 15 Mbit/s SPI clock (vs. 4 Mbit/s) and IrDA SIR up to 1.152 Mbit/s; otherwise functionally identical | Required only when interfacing with high-speed SPI masters or 1.152 Mbit/s IrDA peripherals | Select SC16IS760IPW only if higher SPI throughput or faster IrDA is needed; SC16IS750IPW-S remains optimal for cost-sensitive 4 Mbit/s SPI designs |
| MAX3107ETJ+ | 3.3 V only (no 2.5 V support); SPI-only interface; no IrDA; 128-byte FIFO; integrated crystal oscillator | Lacks I²C interface and IrDA, but offers larger FIFO and on-chip clock generation | Choose MAX3107ETJ+ when crystal-free design and maximum FIFO depth are critical, and I²C/IrDA are not required |
Compared with SC16IS760IPW and MAX3107ETJ+, the SC16IS750IPW-S delivers optimal balance of dual-interface flexibility, IrDA SIR support, industrial temperature range, and GPIO expandability - making it the preferred choice for mixed-protocol, space-constrained embedded serial gateways.
Availability
SC16IS750IPW-S is available at Aetrix Electronics and suitable for industrial PLC gateways, portable barcode scanners, smart energy meters, and medical diagnostic interfaces requiring stable component supply and long-term manufacturability.
Supply support for SC16IS750IPW-S includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, RF, and microcontroller technologies.
The SC16IS750IPW-S belongs to NXP's SC16IS7xx UART bridge family, designed specifically to simplify serial peripheral integration in resource-constrained embedded systems requiring protocol translation and low-power operation.
FAQ
What interface modes does the SC16IS750IPW-S support?
The SC16IS750IPW-S supports two mutually exclusive interface modes: I²C-bus (target-only, up to 400 kbit/s) and SPI (target-only, Mode 0, up to 4 Mbit/s). The I2C/SPI pin selects mode at power-up; switching requires hardware reset. Both modes share identical UART register mapping and GPIO control, enabling firmware reuse across interface choices.
Does the SC16IS750IPW-S require an external crystal?
Yes, the SC16IS750IPW-S requires either a parallel-resonant crystal (typically 1.8432 MHz, 3.072 MHz, or 18.432 MHz) connected between XTAL1 and XTAL2, or an external clock source applied to XTAL1. No internal oscillator is present; stable timing is mandatory before UART operation begins, with crystal start-up time ranging from microseconds to milliseconds depending on load capacitance and VCC ramp.
How does automatic RS-485 direction control work on the SC16IS750IPW-S?
The SC16IS750IPW-S uses its RTS output to drive RS-485 transceiver DE/RE lines directly. When auto-direction mode is enabled, RTS asserts (goes LOW) when the RX FIFO has space, and de-asserts when full - eliminating external logic. Polarity inversion is register-configurable, and RTS timing aligns with UART frame boundaries to prevent bus collisions during half-duplex transmission.
Can the SC16IS750IPW-S operate at 2.5 V and 3.3 V simultaneously?
No, the SC16IS750IPW-S operates from a single VDD supply at either 2.5 V or 3.3 V nominal - not both. All I/Os (including GPIOs, IRQ, and interface pins) are referenced to VDD. Pull-up resistors for IRQ and SDA must match VDD voltage (1.5 kΩ for 2.5 V, 1 kΩ for 3.3 V), and level-shifting is required when interfacing with mixed-voltage systems.
What is the maximum baud rate achievable with the SC16IS750IPW-S?
The SC16IS750IPW-S supports baud rates up to 5 Mbit/s in 16× sampling mode. This requires a minimum input clock of 80 MHz (5 Mbit/s × 16), typically derived from a crystal multiplied via external PLL or high-frequency oscillator. At standard crystals (e.g., 18.432 MHz), maximum practical baud rate is 1.152 Mbit/s (18.432 MHz ÷ 16); higher rates demand external clock sources or frequency multipliers.
SC16IS750IPW-S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 6mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 24-TSSOP
- Grade:
- -
- Qualification:
- -
SC16IS750IPW-S FAQ
1.How can I place an order for SC16IS750IPW-S through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS750IPW-S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS750IPW-S reliable?
The price and inventory of SC16IS750IPW-S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS750IPW-S is usually 5 days.
3.What payment methods are accepted for SC16IS750IPW-S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS750IPW-S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS750IPW-S?
SC16IS750IPW-S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS750IPW-S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS750IPW-S?
For technical support, including SC16IS750IPW-S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS750IPW-S requirements.
6.How does Aetrix verify that SC16IS750IPW-S is sourced from the original manufacturer or authorized distributors?
All SC16IS750IPW-S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS750IPW-S meets industry standards.
7.What is the process for return or replacement of SC16IS750IPW-S?
All SC16IS750IPW-S units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS750IPW-S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS750IPW-S part is unused and in its original packaging.
Return procedure for SC16IS750IPW-S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS750IPW-S Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
