My Inquiry
My Account
NXP Semiconductors SC16IS750IPW-T
- Part No.:
- SC16IS750IPW-T
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SC16IS750IPW-T.pdf
- Description:
- IC UART I2C/SPI 24-TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,413
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS750IPW-T from NXP Semiconductors is a single-channel, I²C/SPI-to-UART bridge IC with 64-byte TX/RX FIFOs, programmable I/O pins, and IrDA SIR support up to 115.2 kbit/s. It operates at 2.5 V or 3.3 V, delivers baud rates up to 5 Mbit/s, and targets low-power embedded systems requiring protocol translation between microcontrollers and RS-232/RS-485 peripherals.
For engineers reviewing the SC16IS750IPW-T datasheet, SC16IS750IPW-T pinout, SC16IS750IPW-T application, or SC16IS750IPW-T equivalent, key selection considerations include its dual-interface flexibility (I²C up to 400 kbit/s or SPI up to 4 Mbit/s), auto RTS/CTS hardware flow control, 8 GPIOs, sleep current <30 µA, and TSSOP24 package compatibility with industrial temperature range (−40 °C to +95 °C).
Technical Context
The SC16IS750IPW-T implements a fully register-compatible 16C450 UART core with enhanced FIFO management, supporting both I²C-bus slave mode (fast-mode, 400 kbit/s) and SPI slave mode (Mode 0, 4 Mbit/s max). Its internal architecture integrates an IrDA encoder/decoder, automatic RS-485 driver direction control via RTS, and independent enable/disable of transmitter/receiver paths.
Interrupt handling uses seven prioritized levels with dedicated sources including RX line status errors, FIFO timeout, modem status changes, and Xoff detection. The device supports software reset, programmable trigger levels via TLR/FCR, and configurable character formatting (5–8 bits, parity, 1–2 stop bits), enabling robust serial communication in resource-constrained host environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rate Max | 5 Mbit/s - Enables high-speed serial links such as industrial telemetry or cellular data interfaces without CPU overhead. |
| FIFO Depth | 64 bytes TX/RX - Reduces host interrupt frequency and improves throughput in burst-data applications like sensor aggregation. |
| Interface Options | I²C (400 kbit/s) or SPI (4 Mbit/s) - Allows seamless integration into either I²C-dominated MCU buses or high-speed SPI subsystems. |
| GPIO Count | 8 programmable I/O pins - Provides direct control of peripheral enable lines, status LEDs, or modem handshake signals without external logic. |
| IrDA Support | 115.2 kbit/s SIR - Enables low-power infrared communication for handheld diagnostics or legacy device pairing. |
| Supply Voltage | 2.5 V or 3.3 V - Matches common logic-level domains in battery-powered and industrial embedded designs. |
| Sleep Current | <30 µA at 3.3 V - Extends battery life in portable equipment during idle periods without sacrificing wake-up responsiveness. |
Pinout & Package
SC16IS750IPW-T is housed in a TSSOP24 package (SOT355-1): plastic thin shrink small outline, 24 leads, 4.4 mm body width, lead pitch 0.65 mm. Thermal pad not present; standard PCB layout suffices.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: XTAL2 | Crystal oscillator output | Drives external crystal or connects to clock source; forms timing reference with XTAL1 for UART baud generation. |
| 2: XTAL1 | Crystal/clock input | Accepts crystal (with XTAL2) or external clock; determines UART timing accuracy and maximum baud rate stability. |
| 3: RESET | Hardware reset input (active LOW) | Asynchronous reset clears registers and forces TX/RTS HIGH; required for deterministic initialization after power-up. |
| 4: RX | UART receiver input | Serial data input from RS-232/RS-485 transceiver; supports framing, parity, and break detection per configured format. |
| 5: TX | UART transmitter output | Drives RS-232/RS-485 transceiver; disabled in loopback mode and during hardware/software flow control hold conditions. |
| 6: CTS | Clear-to-send input (active LOW) | Controls transmit enable when auto CTS enabled; prevents FIFO overrun by halting transmission when external device is busy. |
| 7: RTS | Request-to-send output (active LOW) | Signals readiness to receive; automatically toggled based on RX FIFO level for RS-485 direction control or flow coordination. |
| 8: I2C/SPI | Interface select input | HIGH = I²C mode; LOW = SPI mode; sets internal bus controller configuration at power-on or reset. |
| 9: VSS | Ground | Primary digital ground reference; must be low-impedance connection to minimize noise coupling into UART signaling. |
| 10: A0 | I²C address bit 0 / SPI chip select | In I²C mode: sets LSB of 7-bit slave address; in SPI mode: active-LOW chip select for multi-device bus sharing. |
| 11: A1 | I²C address bit 1 / SPI data input | In I²C mode: sets MSB of 7-bit slave address; in SPI mode: serial data input (MOSI) for register access and configuration. |
| 12: IRQ | Interrupt output (open-drain, active LOW) | Asserts on any enabled interrupt condition; requires external pull-up (1 kΩ @ 3.3 V) to signal host processor asynchronously. |
| 13: SDA | I²C data I/O / SPI undefined | In I²C mode: bidirectional open-drain data line; in SPI mode: must be tied to VSS to avoid contention. |
| 14: SCL/SCLK | I²C clock / SPI clock input | In I²C mode: synchronous clock for data transfer; in SPI mode: master-generated clock synchronizing SI/SO transfers. |
| 15: GPIO0 | Programmable I/O | Configurable as input/output with internal pull-up; usable for status indication, button sensing, or auxiliary control signals. |
| 16: GPIO1 | Programmable I/O | Same functionality as GPIO0; enables parallel control of multiple peripherals without additional GPIO expanders. |
| 17: GPIO2 | Programmable I/O | Supports interrupt-on-change; useful for wake-from-sleep triggers or real-time event capture in low-power modes. |
| 18: GPIO3 | Programmable I/O | Can be mapped to alternate functions (e.g., DSR/DTR/CD/RI) via IOControl register for modem interface compatibility. |
| 19: VSS | Ground | Secondary ground pin; ensures stable reference for analog sections and reduces ground bounce in high-speed operation. |
| 20: GPIO4/DSR | Programmable I/O or DSR input | Default I/O; configurable as Data Set Ready input for legacy modem handshaking when required. |
| 21: GPIO5/DTR | Programmable I/O or DTR output | Default I/O; configurable as Data Terminal Ready output to signal modem readiness or control peripheral enable. |
| 22: GPIO6/CD | Programmable I/O or CD input | Default I/O; configurable as Carrier Detect input for detecting active communication link presence. |
| 23: GPIO7/RI | Programmable I/O or RI input | Default I/O; configurable as Ring Indicator input for telephone-line-based system wake-up or alerting. |
| 24: VDD | Power supply | 2.5 V or 3.3 V supply; decoupling capacitor (100 nF) required near pin to suppress switching noise on UART and interface logic. |
Key Features
| Feature | Design Value |
|---|---|
| Auto hardware flow control | RTS/CTS signals managed autonomously by UART logic-eliminates host polling and prevents RX FIFO overflow in continuous data streams. |
| 64-byte dual FIFO | Independent TX/RX buffers with programmable trigger levels reduce interrupt load by >80% compared to 16-byte FIFO UARTs in high-throughput scenarios. |
| 16C450 register compatibility | Enables drop-in software porting from legacy platforms-no driver rewrite needed for existing UART abstraction layers or OS drivers. |
| Software reset capability | Full register reset initiated via command-allows runtime recovery from communication lockups without requiring hardware reset or power cycle. |
| RS-485 driver direction control | RTS pin directly controls transceiver direction; eliminates need for external logic or timing-critical GPIO toggling in half-duplex bus systems. |
| IrDA SIR encoder/decoder | On-chip infrared baseband processing at 115.2 kbit/s-removes external IrDA PHY, simplifying BOM and PCB layout for diagnostic tools. |
Applications
| Industrial Serial Gateway | Portable Diagnostic Tool |
|---|---|
Use Scenario: Protocol translation between ARM-based PLC controller (I²C bus) and legacy RS-485 field devices (motor drives, sensors). IC Role / Device Role / Timing Role: UART bridge with automatic RTS-driven RS-485 direction control and hardware flow control to prevent buffer overruns across noisy industrial cabling. Use Value: Eliminates need for discrete level shifters and GPIO-controlled direction logic while maintaining full 5 Mbit/s throughput and deterministic latency under EMI stress. |
Use Scenario: Handheld medical device tester communicating with patient monitors via RS-232 and receiving firmware updates over I²C-connected flash memory. IC Role / Device Role / Timing Role: Low-power serial interface managing simultaneous host-side I²C commands and peripheral-side UART traffic with sleep current <30 µA. Use Value: Extends single-charge battery life beyond 48 hours while supporting hot-plug UART cable detection and IrDA-based calibration data exchange. |
| Smart Energy Meter Interface | Factory Automation HMI |
Use Scenario: AMI meter with optical port (IrDA) and wired RS-485 PLC interface, controlled by a low-power MCU with limited GPIO. IC Role / Device Role / Timing Role: Dual-role UART providing IrDA SIR at 115.2 kbit/s and RS-485 half-duplex communication, using shared GPIOs for modem status signaling (DSR/DTR/CD). Use Value: Integrates three communication channels (I²C host, IrDA, RS-485) into one 24-pin package-reducing board area by 35% versus discrete solutions. |
Use Scenario: Touchscreen HMI panel connecting to multiple CNC machines via RS-232 and reporting status to a central controller over I²C. IC Role / Device Role / Timing Role: High-reliability UART with 64-byte FIFOs and auto Xon/Xoff software flow control to handle variable-length ASCII command bursts from diverse machine controllers. Use Value: Prevents command loss during transient network congestion without increasing host CPU utilization-critical for real-time motion control synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS760IPW | Supports SPI up to 15 Mbit/s and IrDA SIR up to 1.152 Mbit/s; otherwise functionally identical. | Required only when host SPI clock exceeds 4 Mbit/s or IrDA speed >115.2 kbit/s is mandatory. | Select SC16IS760IPW if higher SPI bandwidth or faster IrDA is needed; SC16IS750IPW-T remains optimal for cost-sensitive, sub-4-Mbit/s SPI designs. |
| MAX3107ETJ+ | 3.3 V only; SPI-only interface; no I²C support; 128-byte FIFO; integrated crystal oscillator. | Used where crystal-free design and larger FIFO are prioritized over dual-interface flexibility and lower sleep current. | Choose MAX3107ETJ+ when eliminating external crystal and maximizing RX buffering are critical; SC16IS750IPW-T better suits I²C-based hosts and ultra-low-power sleep requirements. |
Compared with SC16IS760IPW and MAX3107ETJ+, the SC16IS750IPW-T uniquely balances I²C/SPI dual-interface support, 8 GPIOs, sub-30-µA sleep, and proven 16C450 software compatibility-making it the most versatile choice for industrial and portable embedded UART expansion where moderate SPI speed and IrDA SIR suffice.
Availability
SC16IS750IPW-T is available at Aetrix Electronics and suitable for factory automation gateways, portable diagnostic tools, and smart energy meter interfaces requiring stable component supply across extended product lifecycles.
Supply support for SC16IS750IPW-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and interface ICs.
The SC16IS750IPW-T belongs to NXP's SC16IS7xx UART bridge family, designed specifically to simplify protocol conversion between modern microcontroller buses (I²C/SPI) and legacy serial peripherals (RS-232/RS-485/IrDA) in space- and power-constrained systems.
FAQ
What interface protocols does the SC16IS750IPW-T support?
The SC16IS750IPW-T supports both I²C-bus (slave mode, up to 400 kbit/s) and SPI (slave mode, Mode 0, up to 4 Mbit/s) as host-side interfaces, and provides a UART interface for RS-232/RS-485 peripherals. The I2C/SPI pin selects the active interface at power-on or reset. SC16IS750IPW-T does not support UART-to-USB or parallel interfaces.
Does the SC16IS750IPW-T require an external crystal?
Yes, the SC16IS750IPW-T requires either a crystal (connected between XTAL1 and XTAL2) or an external clock source applied to XTAL1 to generate accurate UART baud rates. Crystal start-up time must be accounted for before enabling UART transmission; SC16IS750IPW-T has no internal oscillator and cannot operate without this timing reference.
How many GPIOs does the SC16IS750IPW-T provide, and can they be used for modem control?
The SC16IS750IPW-T provides eight programmable GPIOs (GPIO0–GPIO7), four of which (GPIO4–GPIO7) can be configured as modem control signals: DSR, DTR, CD, and RI. All GPIOs support input/output direction control, interrupt-on-change, and internal pull-up-enabling direct integration with legacy modem handshaking without external logic.
What is the maximum UART baud rate supported by the SC16IS750IPW-T?
The SC16IS750IPW-T supports UART baud rates up to 5 Mbit/s in 16× sampling mode. This maximum assumes a stable clock input (crystal or external) with sufficient frequency margin-e.g., a 64 MHz clock yields 4 Mbit/s nominal, while higher clocks (e.g., 80 MHz) enable full 5 Mbit/s compliance per the SC16IS750IPW-T datasheet specifications.
Is the SC16IS750IPW-T compatible with standard 16C450 software drivers?
Yes, the SC16IS750IPW-T implements a register set fully backward-compatible with the industry-standard 16C450 UART. This allows existing drivers, BIOS routines, and OS UART abstractions to operate without modification-significantly reducing software integration effort when upgrading from legacy UART implementations to SC16IS750IPW-T.
SC16IS750IPW-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 6mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 24-TSSOP
- Grade:
- -
- Qualification:
- -
SC16IS750IPW-T FAQ
1.How can I place an order for SC16IS750IPW-T through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS750IPW-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS750IPW-T reliable?
The price and inventory of SC16IS750IPW-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS750IPW-T is usually 5 days.
3.What payment methods are accepted for SC16IS750IPW-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS750IPW-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS750IPW-T?
SC16IS750IPW-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS750IPW-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS750IPW-T?
For technical support, including SC16IS750IPW-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS750IPW-T requirements.
6.How does Aetrix verify that SC16IS750IPW-T is sourced from the original manufacturer or authorized distributors?
All SC16IS750IPW-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS750IPW-T meets industry standards.
7.What is the process for return or replacement of SC16IS750IPW-T?
All SC16IS750IPW-T units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS750IPW-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS750IPW-T part is unused and in its original packaging.
Return procedure for SC16IS750IPW-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS750IPW-T Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
