My Inquiry
My Account
NXP Semiconductors SC16IS752IBS,128
- Part No.:
- SC16IS752IBS,128
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
SC16IS752IBS,128.pdf
- Description:
- IC UART DUAL I2C/SPI 32-HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:13,270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS752IBS,128 from NXP Semiconductors is a dual-channel UART IC with I²C/SPI interface, 64-byte TX/RX FIFOs, IrDA SIR encoder/decoder (up to 115.2 kbit/s), 8 programmable GPIOs, and auto hardware/software flow control - enabling protocol bridging from I²C/SPI to RS-232/RS-485 in space-constrained industrial and portable systems.
For engineers reviewing the SC16IS752IBS,128 datasheet, SC16IS752IBS,128 pinout, SC16IS752IBS,128 application, or SC16IS752IBS,128 equivalent, key selection considerations include dual UART channel independence, HVQFN32 package thermal performance, 5 Mbit/s max baud rate, 3.3 V/2.5 V operation, and IrDA SIR support at 115.2 kbit/s - not 1.152 Mbit/s (reserved for SC16IS762 only).
Technical Context
The SC16IS752IBS,128 implements two independent 16C450-compatible UART channels with fully programmable framing (5–8 bit, parity, 1/1.5/2 stop bits), internal baud rate generator (divisor up to 65535), and selectable FIFO trigger levels via FCR/TLR registers. It supports both I²C-bus (Fast-mode, 400 kbit/s) and SPI (Mode 0, ≤4 Mbit/s) interfaces, selected by the I2C/SPI pin.
Hardware flow control uses Auto-RTS/CTS with configurable halt/resume thresholds in TCR; software flow control supports dual Xon/Xoff pairs with programmable comparison logic. Sleep mode (<30 μA at 3.3 V) activates when EFR[4] and IER[4] are set, and all UART activity ceases while preserving register state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | I²C-bus (400 kbit/s) or SPI (≤4 Mbit/s, Mode 0); selected by I2C/SPI pin - enables flexible host bus integration without redesign. |
| UART Channels | Dual independent full-duplex UARTs - allows concurrent serial communication on two physical links (e.g., RS-232 + RS-485). |
| FIFO Depth | 64 bytes per channel (TX/RX) - reduces host CPU interrupt load and prevents data loss at high baud rates up to 5 Mbit/s. |
| IrDA Support | Built-in IrDA SIR encoder/decoder at up to 115.2 kbit/s - eliminates external transceiver for infrared data exchange in handheld devices. |
| GPIO Pins | 8 programmable I/O pins - configurable as general-purpose I/O or modem control signals (DSR/DTR/RI/CD) via IOControl register. |
| Supply Voltage | 2.5 V or 3.3 V operation - compatible with modern low-voltage microcontrollers and battery-powered systems. |
| Sleep Current | <30 μA at 3.3 V - enables ultra-low-power operation during idle periods in portable and IoT edge nodes. |
Pinout & Package
HVQFN32 (SOT617-1) package: 5 × 5 × 0.85 mm, thermally enhanced, exposed center pad requiring PCB ground connection for optimal thermal/electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TXA / TXB | Channel A/B transmitter output | CMOS-level serial output; disabled in loopback mode; drives RS-232/RS-485 transceivers directly. |
| RXA / RXB | Channel A/B receiver input | CMOS-level serial input; accepts TTL/CMOS logic; internally looped back during local loopback test. |
| RTSA / RTSB | Channel A/B request-to-send (active LOW) | Auto-controlled RTS output for hardware flow control; polarity inverted if enabled via EFR[5]. |
| CTSA / CTSB | Channel A/B clear-to-send (active LOW) | Input signal enabling transmission; monitored only when Auto-CTS enabled in EFR[7]. |
| IRQ | Interrupt request (open-drain, active LOW) | Seven-priority interrupt output; requires 1 kΩ pull-up to VDD (3.3 V); signals FIFO status, errors, or GPIO changes. |
| I2C/SPI | Interface select (HIGH = I²C, LOW = SPI) | Hardwired configuration pin - determines bus protocol and associated pin functions (SDA/SCL vs. SI/SO/SCLK/CS). |
| GPIO0–GPIO7 | Programmable I/O or modem control | Configurable direction and function via IOControl register; supports DSR/DTR/RI/CD roles for legacy modem interfacing. |
| RESET | Hardware reset (active LOW) | Asynchronous reset clearing all control/status registers except DLL/DLH/XON1/XON2/XOFF1/XOFF2; outputs go HIGH after reset. |
Key Features
| Feature | Design Value |
|---|---|
| Backward-compatible register set | Fully matches 16C450 architecture - enables drop-in software porting from legacy UART platforms without driver rewrite. |
| Automatic RS-485 direction control | RTS-driven driver enable with polarity inversion option - eliminates external logic for half-duplex RS-485 bus management. |
| Independent FIFO control per channel | Separate transmit/receive FIFO enable/disable and trigger level programming - allows asymmetric buffering for asymmetric traffic patterns. |
| Programmable special character detection | Configurable Xon/Xoff pair matching (single/dual, sequential/non-sequential) - enables robust software flow control in noisy environments. |
| Internal loopback mode | Local digital loopback testing of TX/RX path without external wiring - validates UART functionality during production test or field diagnostics. |
Applications
| Industrial Serial Gateway | Portable Medical Device |
|---|---|
|
Use Scenario: Connecting PLCs, HMIs, and sensors over RS-485 in factory automation cabinets where MCU I/O is limited. IC Role / Device Role / Timing Role: Dual UART bridge converting I²C commands from host MCU into two independent RS-485 streams with automatic driver direction control. Use Value: Eliminates need for discrete level shifters and direction logic; 64-byte FIFOs prevent data loss during burst polling of multiple Modbus slaves. |
Use Scenario: Enabling Bluetooth and infrared data upload in handheld patient monitors powered by coin-cell batteries. IC Role / Device Role / Timing Role: UART co-processor handling simultaneous BLE UART profile and IrDA SIR (115.2 kbit/s) communication offloading main MCU. Use Value: <30 μA sleep current extends battery life; built-in IrDA encoder removes external transceiver, reducing BOM count and board area. |
| Cellular Data Terminal | Smart Energy Meter |
|
Use Scenario: Integrating LTE modem and GPS module into compact telematics units with single I²C master controller. IC Role / Device Role / Timing Role: Dual-channel UART concentrator managing AT command flow to cellular modem (Channel A) and NMEA stream from GPS (Channel B). Use Value: Independent FIFOs prevent GPS sentence corruption during LTE firmware updates; auto-RTS/CTS avoids buffer overflow under variable latency conditions. |
Use Scenario: Supporting AMI (Advanced Metering Infrastructure) with RS-485 HAN and optical port (IrDA) for utility technician access. IC Role / Device Role / Timing Role: Protocol translator between microcontroller's I²C bus and two physical layers: RS-485 for mesh networking and IrDA for secure local commissioning. Use Value: Single-chip solution meets IEC 62056-21 optical port spec and DLMS/COSEM over RS-485; 8 GPIOs configure meter-specific status LEDs and tamper detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS762IBS,128 | Supports SPI up to 15 Mbit/s and IrDA SIR at 1.152 Mbit/s; otherwise identical register map, pinout, and features. | Required only when >4 Mbit/s SPI throughput or 1.152 Mbit/s IrDA is needed - not backward compatible for IrDA speed upgrade alone. | Select SC16IS762IBS,128 only if system demands higher SPI bandwidth or certified 1.152 Mbit/s IrDA SIR compliance. |
| MAX3107ETJ+T | Single UART with SPI-only interface (no I²C), 128-byte FIFOs, no IrDA, operates at 2.7–5.5 V; different register structure. | Used where higher FIFO depth or wider voltage range is critical, but dual-channel and I²C support are not required. | Choose MAX3107ETJ+T for cost-sensitive single-UART designs needing larger buffers or 5 V tolerance - not for dual-channel or I²C-based systems. |
Compared with SC16IS762IBS,128, the SC16IS752IBS,128 offers identical dual UART functionality at lower SPI/IrDA speeds and reduced cost; versus MAX3107ETJ+T, it provides dual channels, I²C compatibility, IrDA, and GPIO expansion - making it superior for multi-interface embedded gateways.
Availability
SC16IS752IBS,128 is available at Aetrix Electronics and suitable for industrial serial gateways, portable medical devices, cellular data terminals, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for SC16IS752IBS,128 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface and mixed-signal ICs.
The SC16IS752IBS,128 belongs to NXP's serial interface bridge product line, designed specifically to simplify host-to-legacy-serial conversion in resource-constrained embedded systems with minimal firmware overhead.
FAQ
What is the maximum baud rate supported by SC16IS752IBS,128?
The SC16IS752IBS,128 supports baud rates up to 5 Mbit/s in 16× clock mode. This maximum applies to both UART channels independently and is achievable with appropriate crystal or external clock input and proper divisor programming in the DLL/DLH registers. The actual usable rate depends on system clock stability and line loading.
Does SC16IS752IBS,128 support IrDA at 1.152 Mbit/s?
No, SC16IS752IBS,128 supports IrDA SIR only up to 115.2 kbit/s. The 1.152 Mbit/s IrDA SIR capability is exclusive to the SC16IS762IBS,128 variant. Using SC16IS752IBS,128 for 1.152 Mbit/s IrDA will result in non-compliant operation and link failure.
Can SC16IS752IBS,128 operate with a 2.5 V supply?
Yes, SC16IS752IBS,128 is fully specified for 2.5 V operation, including I/O thresholds, timing, and power consumption. The internal regulator and logic are designed for dual-supply compatibility, and the 1 kΩ pull-up resistor on IRQ is valid for 3.3 V, while a 1.5 kΩ resistor is recommended for 2.5 V systems.
How many GPIOs does SC16IS752IBS,128 provide, and are they configurable?
SC16IS752IBS,128 provides eight GPIO pins (GPIO0–GPIO7), each configurable as input/output via the IO Direction register. Their function can be further assigned - either as general-purpose I/O or as modem control signals (DSR/DTR/RI/CD) - using bits in the IOControl register, enabling flexible system integration.
Is SC16IS752IBS,128 pin-compatible with SC16IS752IPW?
No, SC16IS752IBS,128 (HVQFN32) and SC16IS752IPW (TSSOP28) use different packages with distinct pin counts, layouts, and terminal assignments. While functionally identical, they are not mechanically interchangeable - PCB layout and thermal design must be adapted for the HVQFN32's 32-pin footprint and exposed center pad.
SC16IS752IBS,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 32-VFQFN Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 2mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 32-HVQFN (5x5)
- Grade:
- -
- Qualification:
- -
SC16IS752IBS,128 FAQ
1.How can I place an order for SC16IS752IBS,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS752IBS,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS752IBS,128 reliable?
The price and inventory of SC16IS752IBS,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS752IBS,128 is usually 5 days.
3.What payment methods are accepted for SC16IS752IBS,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS752IBS,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS752IBS,128?
SC16IS752IBS,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS752IBS,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS752IBS,128?
For technical support, including SC16IS752IBS,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS752IBS,128 requirements.
6.How does Aetrix verify that SC16IS752IBS,128 is sourced from the original manufacturer or authorized distributors?
All SC16IS752IBS,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS752IBS,128 meets industry standards.
7.What is the process for return or replacement of SC16IS752IBS,128?
All SC16IS752IBS,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS752IBS,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS752IBS,128 part is unused and in its original packaging.
Return procedure for SC16IS752IBS,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS752IBS,128 Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
