NXP Semiconductors SC16IS760IBS,151
- Part No.:
- SC16IS760IBS,151
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SC16IS760IBS,151.pdf
- Description:
- IC UART I2C/SPI 24-HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,851
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS760IBS,151 from NXP Semiconductors is a single-channel UART IC with I²C-bus or SPI slave interface, supporting up to 5 Mbit/s data rate, 64-byte TX/RX FIFOs, and IrDA SIR at 1.152 Mbit/s. It integrates 8 programmable GPIOs and operates from 2.5 V or 3.3 V in industrial temperature range (−40 °C to +95 °C), enabling protocol bridging between microcontrollers and RS-232/RS-485 peripherals in space-constrained embedded systems.
For engineers reviewing the SC16IS760IBS,151 datasheet, SC16IS760IBS,151 pinout, SC16IS760IBS,151 application, or SC16IS760IBS,151 equivalent, key selection considerations include SPI clock support up to 15 Mbit/s (vs. 4 Mbit/s on SC16IS750), IrDA SIR speed capability, HVQFN24 package thermal performance, and register compatibility with legacy 16C450 firmware.
Technical Context
The SC16IS760IBS,151 implements a full-duplex UART with backward-compatible 16C450 register mapping, enabling direct software porting. Its dual-interface architecture supports either I²C-bus (400 kbit/s, slave-only) or SPI (Mode 0, slave-only, up to 15 Mbit/s), selected via the I2C/SPI pin.
FIFO management includes independent programmable trigger levels for TX/RX interrupts (via TLR register), auto hardware flow control (RTS/CTS), and automatic RS-485 driver direction control. The device also embeds IrDA SIR encoder/decoder logic compliant with IrDA 1.152 Mbit/s physical layer, distinct from MIR mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | I²C-bus (400 kbit/s) or SPI (Mode 0, 15 Mbit/s max); interface selected by I2C/SPI pin voltage level |
| UART Data Rate | Up to 5 Mbit/s in 16× clock mode; enables high-speed serial communication without CPU polling overhead |
| FIFO Depth | 64-byte transmit and receive FIFOs with programmable trigger levels; reduces host interrupt frequency and improves throughput |
| IrDA Support | Built-in IrDA SIR encoder/decoder supporting 1.152 Mbit/s; eliminates need for external transceiver in infrared applications |
| GPIO Pins | 8 programmable I/O pins (GPIO0–GPIO7), configurable as general-purpose or modem control signals (DSR/DTR/CD/RI) |
| Supply Voltage | 2.5 V or 3.3 V operation; supports mixed-voltage system integration with low-power sleep current (<30 µA) |
| Operating Temp | −40 °C to +95 °C industrial range; validated for factory automation and portable equipment environments |
Pinout & Package
HVQFN24 package (SOT616-3): 4 mm × 4 mm × 0.85 mm body, thermally enhanced with exposed center pad requiring PCB ground connection for optimal thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RESET | Hardware reset input | Active-low asynchronous reset; initializes registers and disables TX/RX until stable clock is present at XTAL1 |
| 2 XTAL1 | Clock input | Crystal or external clock input; forms oscillator with XTAL2 or accepts system clock directly |
| 3 XTAL2 | Clock output | Oscillator output; must be left unconnected when using external clock source |
| 4–7 GPIO0–GPIO3 | Programmable I/O | Configurable as inputs/outputs via IOControl register; support interrupt-on-change and bidirectional data transfer |
| 8–11 GPIO4/DSR–GPIO7/RI | Modem signal I/O | Function as DSR/DTR/CD/RI when enabled in IOControl register; retain legacy modem interface compatibility |
| 12 VSS | Ground | Primary ground reference; both corner VSS pins and center thermal pad must connect to PCB ground plane |
| 13 VDD | Power supply | 2.5 V or 3.3 V supply; decoupling capacitor required within 10 mm of pin for noise immunity |
| 14 IRQ | Interrupt output | Open-drain active-low interrupt; requires external pull-up (1 kΩ @ 3.3 V) to indicate pending status events |
| 15–16 CS/A0, SI/A1 | SPI chip select / I²C address select | In SPI mode: CS active-low enable; in I²C mode: A0/A1 set base address (0x48–0x4F) |
| 17 SO | SPI data output | 3-stateable output; undefined in I²C mode and must remain unconnected |
| 18 SCL/SCLK | Clock input | I²C clock (SCL) or SPI clock (SCLK); Schmitt-triggered for noise immunity |
| 19 SDA | I²C data I/O | Open-drain bidirectional I²C bus line; must connect to VSS in SPI mode |
| 20–21 RTS, CTS | Hardware flow control | RTS (output) and CTS (input) support auto RTS/CTS when enabled in EFR; eliminate RX FIFO overrun |
| 22–23 TX, RX | UART serial I/O | Full-duplex TTL-level serial interface; compatible with RS-232/RS-485 transceivers via external drivers |
| 24 I2C/SPI | Interface select | Logic HIGH selects I²C mode; LOW selects SPI mode; determines function of CS/A0, SI/A1, SDA pins |
Key Features
| Feature | Design Value |
|---|---|
| Auto RS-485 direction control | RTS pin automatically manages RS-485 driver enable/disable based on RX FIFO level-no external logic required |
| Software reset capability | UART core reset initiated via register write (EFR[7]), independent of hardware RESET pin-enables runtime recovery |
| Programmable character format | Supports 5–8 bit word length, even/odd/no parity, 1/1.5/2 stop bits-ensures interoperability with legacy serial devices |
| Independent TX/RX enable control | Transmitter and receiver can be disabled separately via Line Control Register-reduces power and prevents spurious transmission |
| Line break generation/detection | Generates or detects extended low-level TX pulses (>1.5 frame times)-used for system synchronization and wake-up signaling |
| Internal loopback mode | TX data routed internally to RX path for self-test without external cabling-validates UART functionality pre-deployment |
Applications
| Industrial Automation Gateway | Portable Medical Device Interface |
|---|---|
|
Use Scenario: Connecting PLCs and sensors over RS-485 to an ARM-based controller via I²C. IC Role / Device Role / Timing Role: UART bridge converting I²C commands to RS-485 frames with automatic driver direction control. Use Value: Eliminates discrete logic for RTS control and reduces BOM count while maintaining deterministic timing via 64-byte FIFO buffering. |
Use Scenario: Enabling Bluetooth-to-serial communication in handheld ECG monitors using SPI-connected microcontroller. IC Role / Device Role / Timing Role: High-speed SPI-to-UART converter with IrDA SIR support for infrared diagnostics download. Use Value: 15 Mbit/s SPI interface minimizes host CPU overhead; 1.152 Mbit/s IrDA enables fast patient data export without RF certification. |
| Smart Energy Meter Communication | Factory Floor HMI Terminal |
|
Use Scenario: Interfacing metrology ICs and optical port modules in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Dual-role UART handling both RS-232 optical port and RS-485 PLC backhaul with shared I²C bus. Use Value: Single SC16IS760IBS,151 replaces two UARTs; 64-byte FIFOs prevent data loss during burst reads from metrology engine. |
Use Scenario: Adding serial debug and configuration ports to touchscreen HMIs operating in harsh industrial environments. IC Role / Device Role / Timing Role: Robust UART interface with auto hardware flow control and −40 °C to +95 °C operation. Use Value: Auto RTS/CTS prevents buffer overflow during high-throughput firmware updates; GPIOs drive status LEDs and read pushbuttons. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS750IBS | Same HVQFN24 package and pinout; supports only 4 Mbit/s SPI and 115.2 kbit/s IrDA SIR | Lacks 1.152 Mbit/s IrDA and high-speed SPI; suitable where infrared speed is not required | Select SC16IS750IBS only if IrDA >115.2 kbit/s and SPI >4 Mbit/s are unnecessary-lower cost alternative with identical footprint |
| MAX3107ETJ+ | Different SPI interface (Mode 3), no I²C option, 12 GPIOs, no built-in IrDA logic | Requires external IrDA transceiver; broader GPIO count but no automatic RS-485 direction control | Choose MAX3107ETJ+ when maximum GPIO flexibility is needed and IrDA is implemented externally; verify SPI mode compatibility |
Compared with SC16IS750IBS and MAX3107ETJ+, the SC16IS760IBS,151 uniquely combines 15 Mbit/s SPI, 1.152 Mbit/s IrDA SIR, and automatic RS-485 direction control in a thermally optimized HVQFN24 package-making it optimal for compact, high-speed, infrared-capable industrial gateways.
Availability
SC16IS760IBS,151 is available at Aetrix Electronics and suitable for industrial automation gateways, portable medical interfaces, smart energy metering, and factory floor HMIs requiring stable component supply across extended product lifecycles.
Supply support for SC16IS760IBS,151 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface and communication ICs.
The SC16IS7xx family was designed specifically to simplify microcontroller-to-legacy-serial bridging in space- and power-constrained embedded systems, emphasizing register compatibility, low sleep current, and flexible interface options.
FAQ
What interface modes does the SC16IS760IBS,151 support?
The SC16IS760IBS,151 supports two mutually exclusive slave interface modes: I²C-bus (up to 400 kbit/s) and SPI (Mode 0, up to 15 Mbit/s). Selection is made via the I2C/SPI pin voltage level at power-up. Both modes share identical UART register access and GPIO functionality, but pin assignments differ-SDA and SCL are used for I²C, while CS, SI, SO, and SCLK are used for SPI. The SC16IS760IBS,151 does not support master-mode operation.
How does the SC16IS760IBS,151 handle RS-485 driver direction control?
The SC16IS760IBS,151 provides automatic RS-485 driver direction control via its RTS output pin. When enabled in the Enhanced Feature Register (EFR[4]), RTS toggles based on RX FIFO occupancy-asserting LOW to enable the driver during transmission and deasserting HIGH to disable it after data is sent. This eliminates external direction-control logic and ensures precise timing alignment with UART frame boundaries, preventing bus contention in half-duplex RS-485 networks.
What is the IrDA SIR capability of the SC16IS760IBS,151?
The SC16IS760IBS,151 integrates a hardware IrDA SIR encoder/decoder supporting up to 1.152 Mbit/s, compliant with the IrDA Physical Layer specification. It processes SIR frames directly-encoding outgoing data and decoding incoming pulses-without host CPU intervention. Note that this 1.152 Mbit/s SIR mode is not compatible with IrDA MIR at the same speed; proper configuration of the IrDA control register (ICR) and use of appropriate external IR transceivers are required for reliable operation.
Can the SC16IS760IBS,151 operate from 2.5 V or 3.3 V supplies?
Yes, the SC16IS760IBS,151 is fully specified for operation from either 2.5 V or 3.3 V supplies, with corresponding internal pull-up resistor values (1.5 kΩ for 2.5 V, 1 kΩ for 3.3 V) on the IRQ pin. All I/Os-including GPIOs, UART lines, and interface pins-are 3.3 V tolerant in 2.5 V mode. The device maintains full functionality, including 5 Mbit/s UART data rate and 15 Mbit/s SPI clock, across both supply voltages, enabling flexible integration into mixed-voltage systems.
Does the SC16IS760IBS,151 support automatic hardware flow control?
Yes, the SC16IS760IBS,151 supports automatic hardware flow control using RTS and CTS signals. Auto RTS activates the RTS output when the RX FIFO has sufficient space and deactivates it when the FIFO reaches the programmed halt level (via TCR register). Auto CTS gates transmission based on CTS input state. Both features are independently enabled via EFR[6] and EFR[7], and together prevent RX FIFO overrun without host software involvement-critical for high-throughput, low-latency serial links.
SC16IS760IBS,151 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-VFQFN Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 6mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 24-HVQFN (4x4)
- Grade:
- -
- Qualification:
- -
SC16IS760IBS,151 FAQ
1.How can I place an order for SC16IS760IBS,151 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS760IBS,151 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS760IBS,151 reliable?
The price and inventory of SC16IS760IBS,151 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS760IBS,151 is usually 5 days.
3.What payment methods are accepted for SC16IS760IBS,151?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS760IBS,151 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS760IBS,151?
SC16IS760IBS,151 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS760IBS,151 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS760IBS,151?
For technical support, including SC16IS760IBS,151 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS760IBS,151 requirements.
6.How does Aetrix verify that SC16IS760IBS,151 is sourced from the original manufacturer or authorized distributors?
All SC16IS760IBS,151 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS760IBS,151 meets industry standards.
7.What is the process for return or replacement of SC16IS760IBS,151?
All SC16IS760IBS,151 units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS760IBS,151, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS760IBS,151 part is unused and in its original packaging.
Return procedure for SC16IS760IBS,151:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS760IBS,151 Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

