My Inquiry
My Account
NXP Semiconductors SC16IS762IPW-T
- Part No.:
- SC16IS762IPW-T
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SC16IS762IPW-T.pdf
- Description:
- IC UART DUAL I2C/SPI 28-TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS762IPW-T from NXP Semiconductors is a dual-channel, SPI/I²C-interface UART IC with IrDA SIR support up to 1.152 Mbit/s, 64-byte FIFOs per channel, and eight programmable GPIOs - enabling protocol bridging between microcontrollers and RS-232/RS-485 peripherals in space-constrained industrial systems.
For engineers reviewing the SC16IS762IPW-T datasheet, SC16IS762IPW-T pinout, SC16IS762IPW-T application, or SC16IS762IPW-T equivalent, key selection considerations include its 15 Mbit/s SPI clock capability (vs. 4 Mbit/s on SC16IS752), IrDA SIR speed tier, TSSOP28 package footprint, hardware/software flow control implementation, and register compatibility with legacy 16C450 firmware.
Technical Context
The SC16IS762IPW-T integrates two independent UART channels sharing a single SPI or I²C master interface, with fully programmable baud rate generators (divisor range 1–65535), auto RTS/CTS hardware flow control using configurable FIFO trigger levels, and software Xon/Xoff flow control with dual-character support. Its register set mirrors the 16C450 architecture for drop-in driver porting.
It supports dual-mode operation: SPI Mode 0 (slave only, up to 15 Mbit/s) or I²C Fast-mode (400 kbit/s, slave only), selected via the dedicated I2C/SPI pin. The device includes built-in IrDA encoder/decoder, automatic RS-485 direction control via RTS, and sleep mode (<30 µA at 3.3 V) triggered by RX idle + empty TX path + no pending interrupts except THR.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface | SPI Mode 0 (slave) or I²C Fast-mode (400 kbit/s); selected by dedicated I2C/SPI pin - enables flexible host bus integration without protocol translation logic. |
| Max SPI Clock | 15 Mbit/s - doubles throughput vs. SC16IS752 (4 Mbit/s), critical for high-bandwidth serial bridging in real-time industrial comms. |
| IrDA SIR Speed | Up to 1.152 Mbit/s - supports higher-speed infrared data exchange than standard 115.2 kbit/s SIR, with documented incompatibility with IrDA MIR at same rate. |
| FIFO Depth | 64 bytes per channel (TX/RX) - reduces CPU interrupt load and prevents overrun in bursty serial traffic; trigger levels programmable via FCR/TLR registers. |
| GPIO Pins | 8 programmable I/O pins - configurable as general-purpose or modem control signals (DSR/DTR/RI/CD), mapped via IOControl register bits. |
| Supply Voltage | 2.5 V or 3.3 V operation - compatible with modern low-voltage microcontrollers; 5 V tolerant inputs simplify level-shifting in mixed-voltage systems. |
| Operating Temp | −40 °C to +95 °C - qualified for extended industrial environments including factory automation and outdoor telemetry nodes. |
Pinout & Package
SC16IS762IPW-T is supplied in a 28-pin TSSOP package (SOT361-1), 4.4 mm body width, 0.65 mm pitch. Pin functions are electrically identical across I²C and SPI configurations, with mode-selectable roles for CS/A0, SI/A1, SO, and SCL/SCLK.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 RTSA | UART A RTS output | Active-low request-to-send signal; used for automatic RS-485 driver direction control or hardware flow control when EFR[6] enabled. |
| 2 CTSA | UART A CTS input | Active-low clear-to-send input; gates transmission when Auto-CTS enabled (EFR[7]), preventing RX FIFO overrun. |
| 3 TXA | UART A transmit output | Serial data output for channel A; disabled during local loopback mode; supports RS-232/RS-485 level translation externally. |
| 4 RXA | UART A receive input | Serial data input for channel A; internally disconnected during loopback; 5 V tolerant for robust interfacing. |
| 5 RESET | Hardware reset input | Active-low asynchronous reset; initializes all registers except DLL/DLH/XON1/XON2/XOFF1/XOFF2 which retain prior values. |
| 9 I2C/SPI | Interface select | Logic HIGH = I²C mode; LOW = SPI mode - configures internal peripheral routing before power-up or reset. |
| 10 CS/A0 | Chip select / I²C address bit | In SPI mode: active-low chip select; in I²C mode: LSB of 7-bit slave address (with A1 on pin 11). |
| 11 SI/A1 | SPI data in / I²C address bit | In SPI mode: serial data input; in I²C mode: MSB of 7-bit slave address (with A0 on pin 10). |
| 12 SO | SPI data out | 3-stateable output in SPI mode; undefined (NC) in I²C mode - must be left unconnected when using I²C interface. |
| 13 SCL/SCLK | Clock input | Shared clock line: I²C SCL or SPI SCLK - requires external pull-up for I²C; driven by host in SPI mode. |
| 14 SDA | I²C data I/O | Open-drain bidirectional I²C data line; unused in SPI mode - must be tied to VSS to avoid floating state. |
| 15 IRQ | Interrupt output | Open-drain active-low interrupt signal; indicates 7 prioritized events (RX FIFO full, TX FIFO empty, modem status change, etc.). |
| 17 RTSB | UART B RTS output | Channel B counterpart to RTSA; supports independent flow control or RS-485 half-duplex direction management. |
| 16 CTSB | UART B CTS input | Channel B counterpart to CTSA; enables per-channel hardware flow control coordination. |
| 18–28 GPIO0–GPIO7 | Programmable I/O | Configurable as general-purpose inputs/outputs or modem control signals (DSRB/DTRB/CDB/RIB/DSRA/DTRA/CDA/RIA) via IOControl register. |
Key Features
| Feature | Design Value |
|---|---|
| Dual UART with 64-byte FIFOs | Enables concurrent high-throughput serial communication on two independent channels while minimizing host CPU polling overhead. |
| Auto RS-485 direction control | Eliminates external direction-control logic by driving RS-485 transceiver DE/RE pins directly from RTS, synchronized to data framing. |
| Software reset capability | Allows full UART register reinitialization via command without requiring hardware reset assertion - essential for runtime recovery in embedded systems. |
| 16C450 register compatibility | Permits reuse of existing UART drivers and OS abstractions, accelerating firmware porting from legacy platforms to I²C/SPI-based designs. |
| Low-power sleep mode (<30 µA) | Extends battery life in portable devices by halting internal clocks during serial idle periods while retaining configuration and FIFO contents. |
Applications
| Industrial PLC Communication | Portable Diagnostic Tool |
|---|---|
Use Scenario: Connecting ARM-based PLC controllers to legacy RS-485 fieldbus devices (e.g., temperature sensors, motor drives) over compact PCBs with limited routing area. IC Role / Device Role / Timing Role: Dual UART bridge converting SPI commands from the PLC SoC into time-synchronized RS-485 frames, with automatic direction control and hardware flow control. Use Value: Reduces bill-of-materials by eliminating discrete level shifters and direction logic; 64-byte FIFOs absorb burst traffic from multiple field devices without packet loss. |
Use Scenario: Handheld service tool communicating with automotive ECUs via OBD-II RS-232/RS-485 interfaces while powered by coin-cell or Li-ion battery. IC Role / Device Role / Timing Role: Low-voltage UART interface translating I²C commands from an ultra-low-power MCU into ECU-compatible serial streams, with sleep mode activation between queries. Use Value: Achieves <30 µA quiescent current in sleep, extending tool runtime; IrDA SIR support enables wireless firmware updates without physical connectors. |
| Factory Automation Gateway | Smart Energy Meter Interface |
Use Scenario: Edge gateway aggregating data from dozens of Modbus RTU sensors across a production line, forwarding to Ethernet/Wi-Fi via a Linux host. IC Role / Device Role / Timing Role: Dual-channel SPI UART providing deterministic, interrupt-driven serial reception with 15 Mbit/s SPI backhaul to prevent bottlenecking at the host interface. Use Value: 15 Mbit/s SPI bandwidth ensures sub-millisecond latency for time-critical sensor polling cycles; GPIOs configure as DTR/DSR for Modbus master handshake signaling. |
Use Scenario: Two-way AMI (Advanced Metering Infrastructure) meter supporting remote firmware upgrades and tariff updates via RS-485 HAN (Home Area Network) links. IC Role / Device Role / Timing Role: Secure, isolated UART interface handling encrypted firmware packets between secure MCU and external concentrator, with hardware flow control preventing buffer overflow during OTA transfers. Use Value: Built-in Xon/Xoff and RTS/CTS flow control guarantees reliable large-packet delivery over noisy utility-grade RS-485 lines; 95 °C rating ensures reliability inside sealed meter enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS752IPW-T | Max SPI clock 4 Mbit/s; IrDA SIR up to 115.2 kbit/s; otherwise functionally identical register map and pinout. | Limited to lower-speed SPI hosts and basic infrared use cases; suitable where 15 Mbit/s bandwidth or 1.152 Mbit/s IrDA is unnecessary. | Select when cost sensitivity outweighs performance needs and legacy design reuse favors known timing margins. |
| MAX3100CEE+ | Single-channel SPI UART; no I²C option; no IrDA; smaller 16-pin QSOP package; 2.7–5.5 V supply. | Targeted at simpler point-to-point bridges; lacks dual-channel redundancy, GPIO expansion, and advanced flow control features. | Choose for minimal-footprint, single-link applications where dual UARTs and IrDA are not required. |
Compared with SC16IS752IPW-T and MAX3100CEE+, the SC16IS762IPW-T uniquely delivers 15 Mbit/s SPI throughput and 1.152 Mbit/s IrDA SIR in a dual-channel, GPIO-rich architecture - making it optimal for high-bandwidth industrial gateways requiring both performance headroom and interface flexibility.
Availability
SC16IS762IPW-T is available at Aetrix Electronics and suitable for factory automation, portable diagnostics, and smart energy metering requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SC16IS762IPW-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in interface, RF, and microcontroller technologies.
The SC16IS7xx family was designed specifically to replace legacy parallel UARTs in resource-constrained embedded systems, delivering I²C/SPI-native serial bridging with enhanced power efficiency, integrated GPIOs, and backward-compatible register sets.
FAQ
What interface modes does the SC16IS762IPW-T support?
The SC16IS762IPW-T supports two mutually exclusive host interface modes: SPI Mode 0 (slave only, up to 15 Mbit/s) and I²C Fast-mode (400 kbit/s, slave only). Mode selection is performed via the dedicated I2C/SPI pin at power-up or reset - no runtime switching is possible. Both modes share identical UART functionality, register mapping, and GPIO behavior.
How does the SC16IS762IPW-T implement automatic RS-485 direction control?
The SC16IS762IPW-T implements automatic RS-485 direction control by driving the DE/RE pins of external RS-485 transceivers directly from its RTS outputs (RTSA/RTSB). When Auto-RTS is enabled via EFR[6], the RTS signal transitions synchronously with UART transmission start/stop bits - asserting before TX begins and de-asserting after the final stop bit, eliminating timing-critical external logic.
Does the SC16IS762IPW-T support both hardware and software flow control simultaneously?
No - the SC16IS762IPW-T documentation explicitly states that hardware and software flow control should never be enabled simultaneously. Auto-CTS and Auto-RTS (hardware) are controlled via EFR[7:6], while Xon/Xoff (software) is configured through EFR[3:0] and MCR[5]. Concurrent activation may cause unpredictable behavior, including FIFO corruption or missed interrupts.
What is the purpose of the eight GPIO pins on the SC16IS762IPW-T?
The eight GPIO pins (GPIO0–GPIO7) on the SC16IS762IPW-T serve dual roles: they operate as general-purpose digital I/Os controllable via the IOControl register, or can be remapped as modem control signals (DSR/DTR/RI/CD) for each UART channel. Their direction, pull-up/down, and interrupt-enable states are individually programmable, enabling flexible system-level signaling without additional GPIO expanders.
Is the SC16IS762IPW-T pin-compatible with the SC16IS752IPW-T?
Yes - the SC16IS762IPW-T is pin-compatible and register-compatible with the SC16IS752IPW-T in the same TSSOP28 package. The only functional differences are the higher 15 Mbit/s SPI clock limit and 1.152 Mbit/s IrDA SIR support on the SC16IS762IPW-T; all pin assignments, electrical characteristics, and software interfaces remain identical.
SC16IS762IPW-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 2mA
- Operating Temperature:
- -40°C ~ 95°C
- Supplier Device Package:
- 28-TSSOP
- Grade:
- -
- Qualification:
- -
SC16IS762IPW-T FAQ
1.How can I place an order for SC16IS762IPW-T through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS762IPW-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS762IPW-T reliable?
The price and inventory of SC16IS762IPW-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS762IPW-T is usually 5 days.
3.What payment methods are accepted for SC16IS762IPW-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS762IPW-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS762IPW-T?
SC16IS762IPW-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS762IPW-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS762IPW-T?
For technical support, including SC16IS762IPW-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS762IPW-T requirements.
6.How does Aetrix verify that SC16IS762IPW-T is sourced from the original manufacturer or authorized distributors?
All SC16IS762IPW-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS762IPW-T meets industry standards.
7.What is the process for return or replacement of SC16IS762IPW-T?
All SC16IS762IPW-T units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS762IPW-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS762IPW-T part is unused and in its original packaging.
Return procedure for SC16IS762IPW-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS762IPW-T Tags
-
PTN5150AHXMP
NXP Semiconductors
-
USB3740B-AI9-TR
Microchip Technology
-
USB3740B-AI2-TR
Microchip Technology
-
USB3300-EZK-TR
Microchip Technology
-
USB3300-EZK
Microchip Technology
-
FUSB340TMX
onsemi
-
FUSB302BMPX
onsemi
-
DP83826IRHBR
Texas Instruments
-
MCP2518FDT-E/QBB
Microchip Technology
-
FUSB302MPX
onsemi
-
MCP2518FDT-E/SL
Microchip Technology
-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
