NXP Semiconductors SC16IS850LIBS,128
- Part No.:
- SC16IS850LIBS,128
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SC16IS850LIBS,128.pdf
- Description:
- IC UART SGL I2C/SPI 24HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,583
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC16IS850LIBS,128 from NXP Semiconductors is a single-channel UART IC with dual I²C-bus/SPI slave interface, 128-byte TX/RX FIFOs, IrDA SIR support up to 115.2 kbit/s, and RS-485 automatic direction control via RTS. It operates at 1.8 V, supports baud rates up to 5 Mbit/s (with 80 MHz clock), and targets low-power industrial serial bridging in handheld and battery-operated systems.
For engineers reviewing the SC16IS850LIBS,128 datasheet, SC16IS850LIBS,128 pinout, SC16IS850LIBS,128 application, or SC16IS850LIBS,128 equivalent, key selection criteria include its HVQFN24 package, 1.8 V operation, 128-byte FIFO programmability, auto RS-485 driver control, and compatibility with legacy 16C850 register sets for software porting.
Technical Context
The SC16IS850LIBS,128 integrates a fully programmable UART core with dual-mode serial host interface (I²C Fast-mode at 400 kbit/s or SPI Mode 0 at 12 Mbit/s), selectable 5/6/7/8-bit character length, and parity/stop-bit configuration. Its internal rational baud rate generator uses DLL/DLM/CLKPRES registers to achieve precise rates up to 5 Mbit/s using an external 80 MHz clock or 1.5 Mbit/s with crystal oscillator.
It implements extended mode with 128-byte FIFOs, four programmable interrupt trigger levels per FIFO, and hardware/software flow control - including automatic RTS/CTS assertion, Xon/Xoff detection, and RS-485 turn-around timing via AFCR2/RS485TIME registers. The device supports internal loopback, line break generation/detection, and modem status monitoring (DSR/CD/RI/DTR).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Type | I²C-bus slave (Fast-mode, 400 kbit/s) or SPI slave (Mode 0, 12 Mbit/s); selected by I2C/SPI pin logic level |
| UART Data Rate | Up to 5 Mbit/s with 80 MHz clock input; up to 1.5 Mbit/s with crystal; supports 16× clock mode |
| FIFO Depth | 128 bytes each for transmit and receive; programmable trigger levels (1–128) in extended mode |
| Supply Voltage | 1.8 V nominal; sleep current < 5 µA at 1.8 V enables long battery life in portable devices |
| Operating Temperature | −40 °C to +85 °C industrial range ensures reliability in factory automation and embedded environments |
| IrDA Support | Built-in encoder/decoder for SIR physical layer at up to 115.2 kbit/s; no external transceiver required |
| RS-485 Control | Automatic driver direction control via RTS signal; configurable inversion and turn-around timer (RS485TIME register) |
Pinout & Package
HVQFN24 package (SOT616-3), 4 × 4 × 0.85 mm body, thermally enhanced exposed pad requiring PCB thermal vias and soldered thermal pad for optimal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TX (Pin 5) | UART Transmit Output | Drives serial data to external RS-232/RS-485 transceiver; disabled in loopback mode |
| RX (Pin 4) | UART Receive Input | Accepts serial data from transceiver; internally connected to TX in loopback mode |
| RTS (Pin 16) | Request-to-Send Output | Controls RS-485 driver direction; active-low; configurable polarity and auto-control via EFR[6] |
| CTS (Pin 18) | Clear-to-Send Input | Enables hardware flow control; triggers interrupt and halts TX when deasserted (logic HIGH) |
| IRQ (Pin 15) | Interrupt Output | Open-drain, active-low; signals RX/TX FIFO status, modem events, or errors per IER settings |
| I2C/SPI (Pin 2) | Interface Select Input | Logic HIGH = I²C mode; LOW = SPI mode; internal pull-up allows unconnected default to I²C |
| CS/A0 (Pin 14) | SPI Chip Select / I²C Address Bit | Active-low SPI enable; or LSB of I²C slave address when I2C/SPI = HIGH |
| SI/A1 (Pin 13) | SPI Data In / I²C Address Bit | SPI serial input; or MSB of I²C slave address when I2C/SPI = HIGH |
| SO (Pin 1) | SPI Data Out | 3-stateable output in SPI mode; undefined (must be NC) in I²C mode |
| SCL/SCLK (Pin 3) | I²C Clock / SPI Clock Input | Accepts I²C SCL or SPI SCLK; synchronous timing reference for host interface |
| SDA (Pin 24) | I²C Data I/O | Open-drain bidirectional I²C data line; must connect to VSS in SPI mode |
| XTAL1 (Pin 7) | Clock Input | Crystal or external clock source (up to 80 MHz); forms oscillator with XTAL2 |
| XTAL2 (Pin 8) | Clock Output | Crystal oscillator output; left unconnected when external clock used |
| RESET (Pin 17) | Hardware Reset Input | Active-low asynchronous reset; initializes registers and clears FIFOs |
| VDD (Pin 22) | Power Supply | 1.8 V supply; decoupling capacitor required near pin |
| VSS (Pin 9) | Ground | Power ground; connected to exposed thermal pad for thermal management |
| DTR/DSR/CD/RI (Pins 11/19/20/21) | Modem Control/Status | Full modem handshaking support; status readable via MSR; interrupts enabled via IER |
Key Features
| Feature | Design Value |
|---|---|
| 128-byte TX/RX FIFOs | Reduces CPU polling overhead and interrupt frequency; supports 1–128 byte programmable trigger levels |
| Auto RS-485 Direction Control | Eliminates external direction logic; RTS toggles driver enable based on transmit state and RS485TIME setting |
| Backward Register Compatibility | Software written for 16C450/16C850 requires no modification; register map and bit definitions preserved |
| Low-Power Sleep Mode | Draws < 5 µA at 1.8 V when RX idle, TX FIFO empty, and no pending non-THR interrupts |
| Programmable Flow Control | Hardware (RTS/CTS) and software (Xon/Xoff) modes both configurable; FLWCNTH/FLWCNTL set thresholds |
| Built-in IrDA SIR Interface | Direct connection to IrDA PHY without external encoder/decoder; supports standard 115.2 kbit/s SIR link |
Applications
| Industrial Serial Gateway | Portable Diagnostic Tool |
|---|---|
Use Scenario: Integrating legacy RS-485 fieldbus sensors into modern I²C-based PLC controllers in factory automation. IC Role / Device Role / Timing Role: UART bridge converting I²C commands from controller to RS-485 frames for sensor polling; manages RTS-driven bus direction and auto-flow control. Use Value: Enables drop-in replacement of discrete level shifters and GPIO-controlled direction logic while reducing BOM count and firmware complexity. | Use Scenario: Battery-powered handheld device for reading vehicle OBD-II diagnostics over RS-232, communicating with smartphone via I²C-connected MCU. IC Role / Device Role / Timing Role: Low-voltage UART interface handling protocol translation between 1.8 V host MCU and 12 V RS-232 transceiver; manages sleep/wake on serial activity. Use Value: Extends battery life via sub-5 µA sleep current and eliminates need for external voltage translators or flow-control GPIOs. |
| Cellular Data Terminal | Smart Energy Meter Interface |
Use Scenario: Adding cellular modem connectivity to embedded gateways using AT command sets over UART, controlled by SPI-based application processor. IC Role / Device Role / Timing Role: High-speed SPI-to-UART bridge supporting 5 Mbit/s burst transfers; buffers AT responses in 128-byte FIFO to prevent overrun during processor context switches. Use Value: Prevents command loss during high-latency OS scheduling; eliminates software flow control implementation in host stack. | Use Scenario: AMI meter with RS-485 HAN interface communicating to home gateway, powered by energy-harvesting circuitry. IC Role / Device Role / Timing Role: Ultra-low-power UART managing periodic meter reads; wakes only on scheduled poll or external interrupt (e.g., RI pulse from concentrator). Use Value: Achieves multi-year battery life via < 5 µA sleep current and hardware-triggered wake-up without host intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC16IS750IBS,128 | Same HVQFN24 package and 1.8 V operation but only 64-byte FIFOs; lacks IrDA SIR and RS-485 auto-direction features | Lower-cost option where 128-byte buffering, IrDA, or automatic RS-485 control are not required | Select when system throughput and feature set allow reduced FIFO depth and simplified peripheral integration |
| MAX3107EASA+ | 3.3 V only; SPI-only interface (no I²C); 128-byte FIFO; no built-in IrDA or RS-485 direction logic | Preferred in 3.3 V systems with SPI-only host architecture and external RS-485 direction control | Choose when voltage domain matches and host interface is SPI-exclusive; verify external direction logic availability |
Compared with SC16IS750IBS,128 and MAX3107EASA+, the SC16IS850LIBS,128 uniquely combines 128-byte FIFOs, dual I²C/SPI support, IrDA SIR, and automatic RS-485 direction control in a 1.8 V HVQFN24 package - enabling compact, low-power, feature-rich serial bridging without external components.
Availability
SC16IS850LIBS,128 is available at Aetrix Electronics and suitable for factory automation, portable diagnostics, and cellular data terminal designs requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for SC16IS850LIBS,128 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and interface IC design.
The SC16IS850LIBS,128 belongs to NXP's SC16IS family of intelligent UARTs, engineered specifically for low-voltage, low-power serial bridging in space-constrained and battery-sensitive embedded systems.
FAQ
What communication interfaces does the SC16IS850LIBS,128 support?
The SC16IS850LIBS,128 supports two host-side interfaces: I²C-bus slave (Fast-mode, up to 400 kbit/s) and SPI slave (Mode 0, up to 12 Mbit/s). Interface selection is controlled by the logic level on the I2C/SPI pin - HIGH for I²C, LOW for SPI. Both interfaces access the same internal UART registers and FIFOs, enabling flexible host processor integration without hardware redesign.
Does the SC16IS850LIBS,128 support automatic RS-485 driver direction control?
Yes, the SC16IS850LIBS,128 provides full automatic RS-485 driver direction control via its RTS output. When enabled through the Enhanced Feature Register (EFR[6]), the device asserts RTS before transmission and de-asserts it after the final stop bit, with configurable turn-around delay via the RS485TIME register. This eliminates external direction logic and ensures reliable half-duplex bus operation.
What is the maximum UART data rate achievable with the SC16IS850LIBS,128?
The SC16IS850LIBS,128 achieves up to 5 Mbit/s UART data rate when driven by an 80 MHz external clock input in 16× clock mode. With a crystal oscillator (e.g., 1.8432 MHz), the maximum rate is 1.5 Mbit/s. Baud rate precision is enhanced by the fractional CLKPRES register, allowing accurate custom rates across wide input clock ranges.
How does the SC16IS850LIBS,128 manage power in battery-operated applications?
The SC16IS850LIBS,128 enters ultra-low-power sleep mode drawing less than 5 µA at 1.8 V when the RX line is idle, TX FIFO and shift register are empty, and only THR-related interrupts are pending. Wake-up occurs automatically on RX activity or IRQ assertion, making it ideal for intermittent-communication portable devices like handheld diagnostic tools.
Is the SC16IS850LIBS,128 software-compatible with legacy UARTs?
Yes, the SC16IS850LIBS,128 maintains full register-level compatibility with the industry-standard 16C450 and 16C850 UARTs. After power-on, external reset, or software reset, its internal register map, bit definitions, and initialization behavior match these legacy parts - enabling direct software porting without modification to existing UART drivers or firmware stacks.
SC16IS850LIBS,128 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-VFQFN Exposed Pad
- Programmable:
- Not Verified
- Protocol:
- RS232, RS485
- Function:
- Controller
- Interface:
- I2C, SPI, UART
- Standards:
- -
- Voltage - Supply:
- 2.5V, 3.3V
- Current - Supply:
- 2mA
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 24-HVQFN (4x4)
- Grade:
- -
- Qualification:
- -
SC16IS850LIBS,128 FAQ
1.How can I place an order for SC16IS850LIBS,128 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC16IS850LIBS,128 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC16IS850LIBS,128 reliable?
The price and inventory of SC16IS850LIBS,128 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC16IS850LIBS,128 is usually 5 days.
3.What payment methods are accepted for SC16IS850LIBS,128?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC16IS850LIBS,128 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC16IS850LIBS,128?
SC16IS850LIBS,128 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC16IS850LIBS,128 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC16IS850LIBS,128?
For technical support, including SC16IS850LIBS,128 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC16IS850LIBS,128 requirements.
6.How does Aetrix verify that SC16IS850LIBS,128 is sourced from the original manufacturer or authorized distributors?
All SC16IS850LIBS,128 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC16IS850LIBS,128 meets industry standards.
7.What is the process for return or replacement of SC16IS850LIBS,128?
All SC16IS850LIBS,128 units undergo pre-shipment inspection (PSI). If there is an issue with SC16IS850LIBS,128, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC16IS850LIBS,128 part is unused and in its original packaging.
Return procedure for SC16IS850LIBS,128:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC16IS850LIBS,128 Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

