NXP Semiconductors SC18IS606PWJ
- Part No.:
- SC18IS606PWJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Controllers
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
SC18IS606PWJ.pdf
- Description:
- IC I2C TO SPI BRIDGE
- Quantity:
- Payment:

- Shipping:

Inventory:3,419
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC18IS606PWJ from NXP Semiconductors is an I²C-bus to SPI bridge IC that functions as an I²C target-transmitter/receiver and SPI controller, enabling microcontrollers with only I²C interfaces to communicate with SPI peripherals. It operates with 1.71 V to 3.6 V supply, supports up to 400 kHz I²C and 1.875 MHz SPI data rates, and integrates a 1024-byte buffer for seamless protocol translation in industrial sensor hubs and embedded control systems.
For engineers reviewing the SC18IS606PWJ datasheet, SC18IS606PWJ pinout, SC18IS606PWJ application, or SC18IS606PWJ equivalent, this page delivers verified electrical specs, TSSOP16 package mapping, GPIO reconfiguration capability, interrupt-driven operation, and functional alternatives validated against NXP's official documentation Rev. 1.1 (27 May 2026).
Technical Context
The SC18IS606PWJ implements a dedicated hardware bridge architecture: its I²C interface strictly operates as a target (not controller), using clock stretching to manage internal processing latency; the SPI side acts as a full master with programmable mode (0–3), polarity (CPOL), phase (CPHA), and frequency (58–1875 kHz) via Function ID F0h register writes.
It features three configurable CS outputs (CS0–CS2), each independently assignable as SPI chip select or GPIO with push-pull/open-drain/input-only modes via F6h/F7h commands; all GPIO states are latched and readable through F5h+F0h read-buffer sequence, while internal oscillator eliminates external clock requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| I²C speed | Up to 400 kHz - supports Fast-mode I²C without external pull-up tuning |
| SPI speed | Up to 1.875 MHz - enables high-throughput communication with flash, ADCs, and displays |
| Data buffer | 1024 bytes - accommodates multi-segment SPI transactions without host intervention |
| Supply voltage | 1.71 V to 3.6 V - compatible with modern low-voltage MCUs and battery-powered designs |
| Operating temp | −40 °C to +105 °C - qualified for under-hood automotive and industrial edge nodes |
| ESD rating | 2000 V HBM - meets robustness requirements for board-level handling and field deployment |
| Interrupt output | Active LOW open-drain - simplifies level-shifting and enables wired-OR interrupt aggregation |
Pinout & Package
SC18IS606PWJ is housed in a 16-pin TSSOP (SOT403-1) package with 4.4 mm body width and 0.65 mm lead pitch. Pin 1 is located in Quadrant 1 per tape orientation specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA (Pin 1) | I²C data bidirectional | Open-drain I²C bus line requiring external pull-up; supports multi-master arbitration |
| SCL (Pin 2) | I²C clock input | Master-generated clock; SC18IS606PWJ stretches SCL during internal processing |
| INT (Pin 3) | Interrupt output | Active LOW open-drain signal indicating SPI transaction completion or error |
| RESET (Pin 4) | Asynchronous reset input | Active LOW; latches A2/A1/A0 address bits and clears internal state on deassertion |
| A2/A1/A0 (Pins 5/6/7) | I²C address inputs | Set 3-bit programmable slave address (0x50–0x57); sampled at RESET, not runtime-modifiable |
| CS0/GPIO0 (Pin 9) | SPI chip select / GPIO | Configurable as active LOW CS0 or general-purpose I/O with software-defined drive strength |
| CS1/GPIO1 (Pin 16) | SPI chip select / GPIO | Independent CS1 or GPIO; supports simultaneous multi-CS activation for daisy-chained SPI targets |
| CS2/GPIO2 (Pin 8) | SPI chip select / GPIO | Third CS or GPIO; all three CS pins support GPIO enable (F6h), configuration (F7h), and read/write (F4h/F5h) |
| SPICLK (Pin 11) | SPI clock output | Generated by SC18IS606PWJ; polarity/phase programmable via F0h command |
| COTI (Pin 10) | SPI controller-out-target-in | Drives MOSI line to SPI peripherals; synchronous with SPICLK edge per configured CPHA/CPOL |
| CITO (Pin 14) | SPI controller-in-target-out | Reads MISO data from SPI peripherals; sampled on SPICLK edge per CPHA/CPOL |
| VDD (Pin 12) | Power supply | 1.71–3.6 V core supply; powers all logic and I/O; VREFP must be tied to VDD |
| VSS (Pin 13) | Ground | Digital ground reference for all I/O and internal circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Three independent CS outputs | Each CSn pin can be individually assigned as SPI select or GPIO, enabling flexible peripheral addressing without external logic |
| Software-configurable GPIO | GPIO pins support push-pull, open-drain, or input-only modes via F7h register-eliminates need for external level shifters or buffers |
| 1024-byte FIFO buffer | Enables burst transfers of up to 1024 bytes over I²C before SPI transmission begins-reduces host polling overhead |
| Internal oscillator | Removes requirement for external crystal or clock source-simplifies BOM and PCB layout for space-constrained designs |
| Low-power idle mode | F2h command reduces supply current to ≤3.4 mA at 3.3 V-extends battery life in portable instrumentation and remote sensors |
Applications
| Industrial Sensor Hub | Automotive Body Control Module |
|---|---|
Use Scenario: Aggregating multiple SPI-based temperature, pressure, and humidity sensors via a single I²C-connected MCU. IC Role / Device Role / Timing Role: SC18IS606PWJ acts as protocol translator and timing coordinator-generating precise SPICLK edges and managing CS sequencing across three sensor ICs. Use Value: Reduces MCU I/O count by 12+ pins versus direct SPI wiring; maintains deterministic latency via hardware-controlled SPI timing. | Use Scenario: Adding SPI-connected LED drivers and window motor controllers to legacy I²C-based BCM firmware. IC Role / Device Role / Timing Role: SC18IS606PWJ serves as SPI master with configurable CPOL/CPHA to match diverse peripheral timing requirements. Use Value: Enables reuse of existing I²C infrastructure while supporting new SPI peripherals-no MCU firmware rewrite or PCB revision needed. |
| Medical Point-of-Care Device | Smart Energy Meter |
Use Scenario: Interfacing I²C microcontroller to SPI flash memory (for firmware storage) and SPI ADC (for analog signal acquisition). IC Role / Device Role / Timing Role: SC18IS606PWJ manages dual-SPI-device arbitration using CS0 for flash and CS2 for ADC-preventing bus contention. Use Value: Guarantees reliable firmware boot and sensor sampling even during concurrent SPI operations-critical for Class II medical device certification. | Use Scenario: Connecting I²C SoC to SPI real-time clock (RTC), metrology ADC, and secure element in utility-grade metering hardware. IC Role / Device Role / Timing Role: SC18IS606PWJ provides isolated SPI domains with independent CS control-ensuring metrology accuracy isn't compromised by RTC interrupts. Use Value: Meets IEC 62056-21 and ANSI C12.20 accuracy requirements by eliminating timing jitter from shared SPI bus arbitration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar I²C-to-SPI bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC18IS602B | Legacy predecessor with 4 CS outputs, 200-byte buffer, 2.4–3.6 V supply, −40 °C to +85 °C range, and different pinout | Lacks GPIO reconfiguration capability and lower-voltage operation; requires PCB redesign due to rotated pin 1 and incompatible footprint | Select only for legacy system maintenance where SC18IS606PWJ's enhanced features are unnecessary |
| MCP23017-E/SP | I²C port expander (not SPI bridge); no native SPI master functionality-requires MCU firmware to emulate SPI bit-banging over GPIO | Cannot replace SC18IS606PWJ in applications requiring hardware-accelerated SPI timing, CS management, or 1024-byte buffering | Use only when adding simple GPIOs-not for protocol bridging-due to absence of SPI controller logic and timing engine |
Compared with SC18IS606PWJ, SC18IS602B offers legacy compatibility but sacrifices voltage flexibility, temperature range, and buffer depth; MCP23017-E/SP provides GPIO expansion but lacks integrated SPI master logic, making it unsuitable for true I²C-to-SPI translation tasks requiring deterministic timing and hardware CS control.
Availability
SC18IS606PWJ is available at Aetrix Electronics and suitable for industrial sensor hubs, automotive body control modules, and medical point-of-care devices requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SC18IS606PWJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with design centers across Europe, Asia, and North America.
The SC18IS606PWJ belongs to NXP's interface bridge product line, engineered specifically to simplify heterogeneous bus integration in resource-constrained embedded systems where MCU I²C ports must drive SPI peripherals without firmware overhead.
FAQ
What is the maximum I²C clock frequency supported by SC18IS606PWJ?
The SC18IS606PWJ supports I²C-bus operation up to 400 kHz, compliant with Fast-mode I²C specifications. This allows high-speed communication with I²C masters while maintaining compatibility with standard pull-up resistor configurations and noise margins. The SC18IS606PWJ uses clock stretching to ensure internal processing completes before acknowledging subsequent bytes, preserving data integrity at full speed.
Does SC18IS606PWJ require an external crystal or clock source?
No, SC18IS606PWJ does not require an external crystal or clock source. It incorporates an internal oscillator that generates all necessary timing signals for both I²C and SPI interfaces. This eliminates BOM cost and PCB area associated with external timing components, simplifying design for compact and cost-sensitive applications such as portable medical devices and smart meters.
How many SPI chip select outputs does SC18IS606PWJ provide, and can they be used as GPIOs?
SC18IS606PWJ provides three SPI chip select outputs (CS0, CS1, CS2), each configurable as either active LOW chip select or general-purpose I/O via F6h (enable), F7h (mode), and F4h/F5h (read/write) commands. This dual-role capability allows dynamic reassignment without hardware changes-enabling flexible peripheral management in systems where SPI device count varies across product variants.
What is the function of the INT pin on SC18IS606PWJ?
The INT pin on SC18IS606PWJ is an active LOW open-drain interrupt output that asserts after completion of any SPI transaction (read or write). It signals the I²C master that data is ready for retrieval from the internal buffer or that a command has executed. The SC18IS606PWJ supports automatic clearing via F1h command or manual polling, providing flexibility for interrupt-driven or polling-based system architectures.
Can SC18IS606PWJ operate with a 1.8 V supply voltage?
Yes, SC18IS606PWJ supports operation from 1.71 V to 3.6 V, making it fully compatible with 1.8 V systems. Its static and dynamic characteristics-including 400 kHz I²C, 1.875 MHz SPI, and 2000 V HBM ESD rating-are guaranteed across this entire voltage range. This ensures reliable interoperability with modern ultra-low-power MCUs and sensors powered from 1.8 V rails in battery-operated edge devices.
SC18IS606PWJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Programmable:
- Not Verified
- Protocol:
- I2C
- Function:
- Controller
- Interface:
- SPI
- Standards:
- -
- Voltage - Supply:
- 1.71V ~ 3.6V
- Current - Supply:
- 4mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Supplier Device Package:
- 16-TSSOP
- Grade:
- -
- Qualification:
- -
SC18IS606PWJ FAQ
1.How can I place an order for SC18IS606PWJ through Aetrix?
Please submit a Request for Quotation (RFQ) for SC18IS606PWJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC18IS606PWJ reliable?
The price and inventory of SC18IS606PWJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC18IS606PWJ is usually 5 days.
3.What payment methods are accepted for SC18IS606PWJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC18IS606PWJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC18IS606PWJ?
SC18IS606PWJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC18IS606PWJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC18IS606PWJ?
For technical support, including SC18IS606PWJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC18IS606PWJ requirements.
6.How does Aetrix verify that SC18IS606PWJ is sourced from the original manufacturer or authorized distributors?
All SC18IS606PWJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC18IS606PWJ meets industry standards.
7.What is the process for return or replacement of SC18IS606PWJ?
All SC18IS606PWJ units undergo pre-shipment inspection (PSI). If there is an issue with SC18IS606PWJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC18IS606PWJ part is unused and in its original packaging.
Return procedure for SC18IS606PWJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC18IS606PWJ Tags

-
PTN5150AHXMP
NXP Semiconductors

-
USB3740B-AI9-TR
Microchip Technology

-
USB3740B-AI2-TR
Microchip Technology

-
USB3300-EZK-TR
Microchip Technology

-
USB3300-EZK
Microchip Technology

-
FUSB340TMX
onsemi

-
FUSB302BMPX
onsemi

-
DP83826IRHBR
Texas Instruments

-
MCP2518FDT-E/QBB
Microchip Technology

-
FUSB302MPX
onsemi

-
MCP2518FDT-E/SL
Microchip Technology

-
FT260Q-R
FTDI, Future Technology Devices International Ltd
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

