NXP Semiconductors SC26C92A1B,551
- Part No.:
- SC26C92A1B,551
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-QFP
- Datasheet:
-
SC26C92A1B,551.pdf
- Description:
- IC UART DUAL W/FIFO 44QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,360
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC26C92A1B,551 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS universal asynchronous receiver/transmitter (DUART) IC designed for microprocessor-based serial communications systems. It provides two independent full-duplex UART channels with 8-character transmit and receive FIFOs, programmable baud rates up to 230.4 kbaud, and integrated crystal oscillator - used in industrial terminal controllers, legacy POS systems, and embedded modem interfaces.
For engineers reviewing the SC26C92A1B,551 datasheet, SC26C92A1B,551 pinout, SC26C92A1B,551 application, or SC26C92A1B,551 equivalent, key selection considerations include its 44-pin PQFP package, dual-channel independent clocking, receiver watchdog timers, RTS/CTS flow control support, and compatibility with SCC2692/SCN2681 legacy designs.
Technical Context
The SC26C92A1B,551 implements two independent UART channels sharing a common 8-bit bidirectional data bus, address decoding (A0–A3), and interrupt architecture. Each channel features separate programmable baud rate generators - selectable from 27 fixed rates (50–230.4 kbaud), 16× clock derived from an internal 16-bit counter/timer, or external 1×/16× clock inputs - enabling true dual-speed operation for clustered terminal or multidrop applications.
Its timing subsystem integrates an on-chip crystal oscillator (X1/CLK, X2), a 16-bit counter/timer supporting timer, counter, and timeout modes, and four clock selectors that independently route timing sources to each receiver and transmitter. The device supports automatic wake-up in multidrop mode via 9-bit addressing and includes dedicated change-of-state detection on four input port pins (IP0–IP3) for event-driven I/O monitoring.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual full-duplex UART with independent receiver/transmitter control and FIFO buffering |
| FIFO depth | 8 characters per channel - reduces CPU interrupt overhead and prevents overrun/underrun in burst traffic |
| Baud rate range | 50 to 230.4 kbaud - covers standard RS-232/RS-422 rates including 9600, 19.2k, 38.4k, 115.2k, and 230.4k |
| Supply voltage | +5 V ±10% - single-rail operation compatible with legacy 5V logic systems |
| Operating temperature | −40 °C to +85 °C - qualified for industrial environments without derating |
| Package | 44-pin plastic quad flat pack (PQFP), SOT307-2 - surface-mount footprint with 0.8 mm pitch |
| Crystal frequency | 3.6864 MHz nominal - enables exact generation of standard telecom baud rates |
Pinout & Package
SC26C92A1B,551 is housed in a 44-pin plastic quad flat pack (PQFP) per SOT307-2, with 0.8 mm lead pitch and exposed thermal pad (not electrically connected). Pin 1 is located at top-left corner with index mark; pins numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 42–44 | A2, A1, A0, VCC | Address inputs (A0–A3) and +5 V supply - enable register selection and power delivery |
| 5–6, 19–22 | RxDB, TxDB, D7–D0 | Channel B serial input, Channel B serial output, and 8-bit bidirectional data bus - core I/O for CPU interface and serial comms |
| 23–24, 33–34 | N/C, INTRN, CEN, IP2 | No-connect, active-low interrupt request, chip-enable, and counter/timer clock input - critical for interrupt-driven operation and peripheral timing |
| 25–32, 38–41 | OP6–OP0, VCC, IP4–IP6 | General-purpose outputs (OP0–OP7) and input port pins (IP0–IP6) - configurable as modem control signals (RTS/CTS), status flags, or clock outputs |
| 35–37, 39 | RxDA, X1/CLK, X2, RESET | Channel A serial input, crystal/external clock input, crystal second terminal, and active-high reset - establishes primary timing and channel A connectivity |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent FIFOs | 8-byte RX/TX buffers per channel - eliminates character loss during high-latency CPU servicing |
| Programmable data format | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits - supports legacy protocols like IBM 3270 and DEC VT series |
| Receiver watchdog timer | Dedicated timeout per channel - detects stalled or missing start bits in multidrop or noisy line conditions |
| Multi-function I/O ports | 7-bit input port with change-of-state detection on IP0–IP3; 8-bit output port with individual bit set/reset - enables hardware handshaking and status signaling without external logic |
| Flexible clock sourcing | On-chip crystal oscillator + external 1X/16X clock inputs + 16-bit counter/timer - allows precise baud rate synthesis and system-level clock reuse |
Applications
| Industrial Terminal Controller | Legacy Point-of-Sale System |
|---|---|
|
Use Scenario: Multi-terminal kiosk managing barcode scanners, receipt printers, and magnetic stripe readers over RS-232 links. IC Role / Device Role / Timing Role: Dual UART handles simultaneous host-to-peripheral command/response traffic and printer status polling using independent baud rates. Use Value: 8-byte FIFOs prevent buffer overflow during concurrent print spooling and scanner data bursts; RTS/CTS flow control ensures reliable receipt printing under load. |
Use Scenario: Cash register interfacing with EFTPOS terminal, customer display, and cash drawer via isolated serial ports. IC Role / Device Role / Timing Role: SC26C92A1B,551 acts as central serial hub - one channel for EFTPOS (9600 baud), second for display (19.2k baud). Use Value: Independent clock selection per channel eliminates need for external clock dividers; watchdog timers detect EFTPOS line faults before transaction timeout. |
| Modem Interface Board | Multidrop Industrial Network Node |
|
Use Scenario: Embedded dial-up modem card in remote telemetry gateway connecting SCADA sensors via PSTN. IC Role / Device Role / Timing Role: DUART manages AT command parsing (channel A) and data streaming (channel B) with hardware flow control and break detection. Use Value: Line break detection and generation support Hayes-compatible command mode switching; false start bit rejection improves reliability on noisy phone lines. |
Use Scenario: Master controller polling multiple PLCs over RS-485 multidrop bus using 9-bit addressing. IC Role / Device Role / Timing Role: SC26C92A1B,551 operates in automatic wake-up mode - listens for address match, then enables full-duplex communication. Use Value: Built-in 9-bit mode and receiver timeout reduce firmware complexity; OP0/OP1 configured as RTS/CTS enable automatic transceiver direction control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC26C92C1B | Commercial-grade version (0°C to +70°C); identical electrical specs and pinout | Suitable only for controlled indoor environments; not rated for industrial temperature cycling | Select SC26C92C1B only if operating ambient stays within 0–70°C and cost sensitivity outweighs long-term reliability requirements. |
| SCN2681C1B | Predecessor with no FIFOs, no watchdog timers, and limited baud rate flexibility (no counter/timer) | Lacks hardware flow control support and requires higher CPU intervention per character | Choose SCN2681C1B only for drop-in replacement where existing firmware does not use FIFO or timer features and legacy stock is available. |
Compared with SC26C92C1B, the SC26C92A1B,551 offers extended temperature resilience and identical functionality - making it the preferred choice for field-deployed equipment. Against SCN2681C1B, SC26C92A1B,551 delivers measurable throughput gains via FIFO buffering and robustness via receiver watchdogs, justifying firmware updates for new designs.
Availability
SC26C92A1B,551 is available at Aetrix Electronics and suitable for industrial terminal controllers, legacy point-of-sale systems, and embedded modem interfaces requiring stable component supply across extended product lifecycles.
Supply support for SC26C92A1B,551 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering analog and mixed-signal design heritage.
The SC26C92A1B,551 belongs to NXP's legacy communications IC portfolio, engineered specifically for backward-compatible upgrades of 1980s–1990s serial infrastructure - emphasizing pin-and-function equivalence, industrial temperature operation, and minimal firmware migration effort.
FAQ
What is the maximum baud rate supported by SC26C92A1B,551?
The SC26C92A1B,551 supports a maximum baud rate of 230.4 kbaud in 16× mode using either the internal baud rate generator or the programmable counter/timer. This is achieved with a 3.6864 MHz crystal; external clock inputs must be scaled accordingly. The device does not support rates above 230.4 kbaud, and exceeding this limit may cause framing errors or data corruption.
Does SC26C92A1B,551 require an external crystal or can it use an external clock?
SC26C92A1B,551 supports both configurations: a 3.6864 MHz crystal connected between X1/CLK and X2, or an external TTL/CMOS-compatible clock signal applied to X1/CLK with X2 left open. The external clock must meet AC specifications - minimum 0.1 MHz, maximum 8 MHz, with 50 ns minimum high/low time - and must be present at all times for stable operation.
How does the receiver watchdog timer function in SC26C92A1B,551?
The SC26C92A1B,551 includes a dedicated watchdog timer for each receiver channel that triggers when no valid start bit is detected for a programmable timeout period. It asserts the corresponding RxRDY interrupt and sets the timeout status bit in the status register. This feature helps detect broken connections or stuck lines in multidrop or long-cable installations without CPU polling.
Can SC26C92A1B,551 operate with different baud rates on Channel A and Channel B simultaneously?
Yes - SC26C92A1B,551 allows fully independent baud rate configuration per channel. Each receiver and transmitter can select timing from the baud rate generator, counter/timer, or external 1×/16× clock via dedicated clock selector registers. This enables true dual-speed operation, such as 9600 baud for a host link and 115.2 kbaud for a local printer, without shared timing constraints.
Is SC26C92A1B,551 pin-compatible with the older SCC2692?
Yes - SC26C92A1B,551 is explicitly specified as a pin-and-function replacement for the SCC2692, with identical pinout, register map, and power-up behavior. Key enhancements - including deeper FIFOs, watchdog timers, and extended baud rates - are implemented without altering physical or logical interface compatibility, enabling direct substitution in existing PCB layouts.
SC26C92A1B,551 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-QFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- 8 Byte
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PQFP (10x10)
SC26C92A1B,551 FAQ
1.How can I place an order for SC26C92A1B,551 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC26C92A1B,551 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC26C92A1B,551 reliable?
The price and inventory of SC26C92A1B,551 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC26C92A1B,551 is usually 5 days.
3.What payment methods are accepted for SC26C92A1B,551?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC26C92A1B,551 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC26C92A1B,551?
SC26C92A1B,551 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC26C92A1B,551 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC26C92A1B,551?
For technical support, including SC26C92A1B,551 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC26C92A1B,551 requirements.
6.How does Aetrix verify that SC26C92A1B,551 is sourced from the original manufacturer or authorized distributors?
All SC26C92A1B,551 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC26C92A1B,551 meets industry standards.
7.What is the process for return or replacement of SC26C92A1B,551?
All SC26C92A1B,551 units undergo pre-shipment inspection (PSI). If there is an issue with SC26C92A1B,551, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC26C92A1B,551 part is unused and in its original packaging.
Return procedure for SC26C92A1B,551:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC26C92A1B,551 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

