NXP Semiconductors SC26C92A1N,112
- Part No.:
- SC26C92A1N,112
- Manufacturer:
- NXP Semiconductors
- Package:
- 40-DIP (0.600", 15.24mm)
- Datasheet:
-
SC26C92A1N,112.pdf
- Description:
- IC UART 40-DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,345
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC26C92A1N,112 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS universal asynchronous receiver/transmitter (DUART) operating at +5V, featuring independent 8-character FIFOs per channel, programmable baud rates up to 230.4 kbaud, and integrated crystal oscillator for clock generation - used in industrial terminal controllers, legacy serial communication gateways, and multi-drop RS-232/RS-422 systems.
For engineers reviewing the SC26C92A1N,112 datasheet, SC26C92A1N,112 pinout, SC26C92A1N,112 application, or SC26C92A1N,112 equivalent, key selection criteria include dual UART channel independence, 44-pin PLCC package compatibility, receiver watchdog timer support, RTS/CTS flow control implementation, and power-down mode for low-power embedded host interfaces.
Technical Context
The SC26C92A1N,112 implements two fully independent UART channels (A and B), each with dedicated 8-byte transmit and receive FIFOs, separate baud rate generators, and configurable interrupt masking via IMR/ISR registers. Its timing architecture supports crystal (3.6864 MHz), external 1X/16X clock, or counter/timer-derived clocks - enabling asymmetric channel speeds for clustered terminal applications.
It integrates a 16-bit programmable counter/timer, 7-bit input port with change-of-state detection on IP0–IP3, and an 8-bit output port with individual bit set/reset and interrupt-mapped outputs (OP0–OP7). The device powers up emulating the SCC2692 register map while adding mode register 0, extended FIFO depth, and watch dog timers per receiver.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual full-duplex asynchronous UART (DUART) with independent channel configuration |
| Supply Voltage | +5 V ±10% - single-rail operation compatible with legacy TTL/CMOS microprocessor buses |
| FIFO Depth | 8 characters per transmitter and receiver - reduces CPU interrupt overhead and prevents overrun/underrun in burst-mode serial traffic |
| Baud Rate Range | 50 to 230.4 kbaud - selectable from 27 fixed rates, counter/timer-derived, or external 1X/16X clock inputs |
| Package | 44-pin PLCC (SOT187-2) - surface-mount compatible with industrial PCB reflow profiles and long-term availability |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including factory automation and transportation control systems |
| Interrupt Architecture | Single active-low INTRN output with eight maskable sources plus six wire-ORable open-drain interrupt outputs (OP3–OP7) |
Pinout & Package
SC26C92A1N,112 is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC) package (SOT187-2), with gull-wing leads, 1.27 mm pitch, and index corner marking. Pin 1 is located at the index corner; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | Address Inputs | Select internal registers (MR, SR, CR, etc.) during CPU read/write cycles - enables memory-mapped or I/O-mapped access |
| RDN / WRN | Read/Write Strobe | Active-low control signals synchronized with CEN - define timing windows for data bus transactions (tRW ≥ 70 ns) |
| INTRN | Interrupt Request Output | Open-drain, active-low signal requiring external pull-up - asserts when any unmasked interrupt condition occurs (RxRDY, TxRDY, etc.) |
| RxDA / RxDB | Receiver Serial Input | Channel A/B asynchronous serial data inputs - accept "mark" (high) / "space" (low) logic levels per EIA-232 standard |
| TxDA / TxDB | Transmitter Serial Output | Channel A/B serial outputs - drive mark/idle state when disabled; support local/remote loopback and multidrop wake-up modes |
| X1/CLK / X2 | Crystal Oscillator Inputs | Accept 3.6864 MHz crystal or external clock - generate internal timing reference for baud rate generator and counter/timer |
| OP0–OP7 | Programmable Output Port | 8-bit general-purpose outputs - configurable as RTS/CTS, DMA strobes, status flags, or discrete interrupts (open-drain when mapped) |
| IP0–IP6 | Programmable Input Port | 7-bit general-purpose inputs - support CTS, external clock, counter/timer trigger, or change-of-state detection (IP0–IP3 only) |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Enables simultaneous RS-232 links to two peripherals without CPU arbitration - ideal for point-of-sale terminals and protocol converters |
| 8-character FIFO per channel | Reduces interrupt frequency by >8× vs. single-byte buffers - critical for real-time response in interrupt-driven embedded firmware |
| Receiver watchdog timer | Prevents lock-up during framing errors or line noise - automatically triggers timeout interrupt if no valid start bit detected within programmable window |
| Programmable multidrop mode | Supports 9-bit address/data frame format with automatic wake-up - eliminates polling in bus-oriented terminal clusters |
| On-chip crystal oscillator | Eliminates external oscillator components - simplifies BOM and improves timing stability over temperature (-40°C to +85°C) |
| Power-down mode | Reduces ICC to ≤15 µA - extends battery life in portable serial adapters and maintains register state during sleep |
Applications
| Industrial Terminal Controller | Legacy Protocol Gateway |
|---|---|
|
Use Scenario: Connecting multiple RS-232 terminals (e.g., barcode scanners, printers) to a single industrial PLC via isolated serial backplane. IC Role / Device Role / Timing Role: Dual UART interface managing independent full-duplex streams with hardware flow control (RTS/CTS) and receiver timeout recovery. Use Value: Eliminates need for two discrete UART ICs; 8-byte FIFOs prevent data loss during PLC scan cycle jitter; watchdog timers recover from line faults without host intervention. |
Use Scenario: Bridging Modbus RTU (RS-485) and ASCII-based host systems using custom firmware that translates between protocols. IC Role / Device Role / Timing Role: Asynchronous serial transceiver handling variable-length ASCII frames with configurable stop bits and parity for legacy host compatibility. Use Value: Independent baud rate programming per channel allows simultaneous 9600 bps Modbus and 19200 bps ASCII link; multidrop mode supports addressable slave discovery. |
| Multi-Drop Terminal Cluster | Embedded Serial Debug Interface |
|
Use Scenario: Central controller managing up to 32 dumb terminals over shared RS-422 bus using address broadcast and selective wake-up. IC Role / Device Role / Timing Role: DUART configured in 9-bit multidrop mode with automatic address recognition and break detection for remote activation. Use Value: Reduces bus polling overhead by >90%; receiver watchdog ensures terminals respond reliably after power brownouts or cable disconnects. |
Use Scenario: Providing debug console and field service port on medical device mainboard where space and power budget constrain peripheral IC count. IC Role / Device Role / Timing Role: Low-power UART interface supporting firmware update, log dump, and real-time diagnostics via single USB-to-serial adapter. Use Value: Power-down mode cuts quiescent current to <15 µA during standby; 44-pin PLCC footprint allows compact layout near ARM Cortex-M debug header. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC26C92C1A | Commercial-grade version (0°C to +70°C); identical pinout, register set, and electrical specs except temperature range | Suitable for office equipment or non-industrial embedded systems where ambient temperature stays within commercial limits | Select SC26C92C1A only if operating environment remains within 0–70°C and long-term industrial qualification is not required. |
| SCN2681CP | Legacy predecessor with 1-byte FIFOs, no watchdog timer, no mode register 0, and limited baud rate flexibility (no counter/timer-derived rates) | Lacks FIFO buffering and advanced interrupt features - requires tighter CPU scheduling and cannot support high-throughput or fault-tolerant links | Use SCN2681CP only for drop-in replacement in legacy designs where firmware does not leverage SC26C92A1N,112 enhancements. |
Compared with SC26C92C1A, the SC26C92A1N,112 offers extended temperature operation and identical feature set; compared with SCN2681CP, it delivers robustness via deeper FIFOs, receiver watchdog, and flexible clocking - making it the preferred choice for new industrial designs requiring reliability and scalability.
Availability
SC26C92A1N,112 is available at Aetrix Electronics and suitable for industrial terminal controllers, legacy protocol gateways, multi-drop terminal clusters, and embedded serial debug interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SC26C92A1N,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications - formed from the spin-off of Philips Semiconductors in 2006.
The SC26C92A1N,112 belongs to NXP's legacy communications interface product line, designed specifically for robust, long-lifecycle serial communication in industrial control, point-of-sale, and telecommunications infrastructure equipment.
FAQ
What is the maximum baud rate supported by SC26C92A1N,112?
The SC26C92A1N,112 supports a maximum baud rate of 230.4 kbaud in 16X mode using either its internal 27-rate table or counter/timer-derived clocks. This is achieved with a 3.6864 MHz crystal or external clock input. At this rate, the transmitter and receiver operate with 16X oversampling, ensuring reliable sampling of noisy serial lines in industrial settings. The SC26C92A1N,112 does not support rates beyond 230.4 kbaud.
Does SC26C92A1N,112 support hardware flow control?
Yes, SC26C92A1N,112 supports full hardware flow control via RTS/CTS signaling. OP0 and OP1 can be configured as active-low RTS outputs for Channels A and B respectively, while IP0 and IP1 serve as corresponding active-low CTS inputs. When enabled, the DUART automatically deasserts RTS when its receive FIFO reaches a programmable threshold, preventing buffer overrun. This functionality is implemented in silicon and requires no CPU intervention.
What package type is used for SC26C92A1N,112?
SC26C92A1N,112 uses a 44-pin Plastic Leaded Chip Carrier (PLCC) package, designated SOT187-2. It features gull-wing leads, 1.27 mm pitch, and an index corner for orientation. This package provides mechanical robustness and thermal performance suitable for industrial reflow processes and long-term reliability in vibration-prone environments - distinct from the 40-pin DIP (SC26C92A1N) and 44-pin PQFP (SC26C92A1B) variants.
Can SC26C92A1N,112 operate with an external clock instead of a crystal?
Yes, SC26C92A1N,112 can operate with an external clock applied to the X1/CLK pin, eliminating the need for a crystal. The device accepts frequencies from 0.1 MHz to 8 MHz, with 3.6864 MHz recommended for standard baud rate generation. When using an external clock, X2 must be left unconnected. The SC26C92A1N,112's internal oscillator circuitry is bypassed, and all timing-including baud rate generation and counter/timer-is derived directly from the external source.
How does the receiver watchdog timer function in SC26C92A1N,112?
The SC26C92A1N,112 includes a dedicated watchdog timer for each receiver channel that triggers when no valid start bit is detected for a programmable duration - typically used to detect broken connections or line faults. Upon timeout, it sets the corresponding RxC timeout bit in the status register and can assert an interrupt via INTRN or OP4/OP5. This feature operates independently of CPU polling and enables autonomous recovery in unattended systems - a key differentiator from earlier UARTs like the SCN2681.
SC26C92A1N,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 40-DIP (0.600", 15.24mm)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- 8 Byte
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 40-DIP
SC26C92A1N,112 FAQ
1.How can I place an order for SC26C92A1N,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC26C92A1N,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC26C92A1N,112 reliable?
The price and inventory of SC26C92A1N,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC26C92A1N,112 is usually 5 days.
3.What payment methods are accepted for SC26C92A1N,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC26C92A1N,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC26C92A1N,112?
SC26C92A1N,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC26C92A1N,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC26C92A1N,112?
For technical support, including SC26C92A1N,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC26C92A1N,112 requirements.
6.How does Aetrix verify that SC26C92A1N,112 is sourced from the original manufacturer or authorized distributors?
All SC26C92A1N,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC26C92A1N,112 meets industry standards.
7.What is the process for return or replacement of SC26C92A1N,112?
All SC26C92A1N,112 units undergo pre-shipment inspection (PSI). If there is an issue with SC26C92A1N,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC26C92A1N,112 part is unused and in its original packaging.
Return procedure for SC26C92A1N,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC26C92A1N,112 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

