NXP Semiconductors SC26C92C1A,518
- Part No.:
- SC26C92C1A,518
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
SC26C92C1A,518.pdf
- Description:
- IC DUART 1MBPS 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,199
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC26C92C1A,518 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS universal asynchronous receiver/transmitter (DUART) with independent 8-character FIFOs per channel, programmable baud rates up to 230.4 kbaud, and integrated 16-bit counter/timer. It operates from a single +5 V supply, supports crystal or external clock inputs, and interfaces directly with microprocessors via an 8-bit bidirectional data bus for polled or interrupt-driven serial communication in industrial control and legacy terminal systems.
For engineers reviewing the SC26C92C1A,518 datasheet, SC26C92C1A,518 pinout, SC26C92C1A,518 application, or SC26C92C1A,518 equivalent, key selection criteria include dual UART channel independence, FIFO depth for interrupt reduction, RTS/CTS flow control support, programmable receiver watchdog timers, and compatibility with SCC2692-based legacy designs requiring enhanced timing and buffering.
Technical Context
The SC26C92C1A,518 implements two fully independent UART channels (A and B), each with dedicated 8-byte transmit and receive FIFOs, separate baud rate generators, and configurable mode registers (MR0/MR1). Its timing architecture integrates an on-chip crystal oscillator, 27 fixed baud rates (50–230.4 kbaud), and a 16-bit programmable counter/timer that can generate custom 16X clocks for non-standard data rates.
Interrupt handling uses a single active-low open-drain INTRN output with eight maskable sources, plus optional discrete interrupt outputs on OP3–OP7. The device supports multidrop (9-bit/wake-up) mode, automatic echo, local/remote loopback, and receiver timeout - all controlled via command and status registers accessible over the 8-bit parallel bus using A0–A3 address lines and WRN/RDN strobes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual full-duplex asynchronous UART (DUART) with independent channel configuration |
| FIFO Depth | 8 characters per receiver and transmitter - reduces CPU interrupt overhead and prevents overrun/underrun in burst traffic |
| Baud Rate Range | 50 to 230.4 kbaud - selectable from 27 fixed rates, 16X clock derived from counter/timer, or external 1X/16X input |
| Supply Voltage | +5 V ±10% - single-rail operation compatible with legacy 5 V microprocessor buses |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial environments without derating |
| Package | 44-pin PLCC (SOT187-2) - surface-mount compatible with reflow assembly and legacy board layouts |
| Crystal Frequency Support | 3.6864 MHz nominal - enables precise generation of standard telecom/datacom baud rates |
Pinout & Package
SC26C92C1A,518 is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC, SOT187-2) with gull-wing leads, designed for surface-mount assembly and thermal reliability in industrial applications. Pin 1 is located at the index corner; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | Address Inputs | Select internal registers (e.g., MR0, SR, IMR) during read/write cycles with RDN/WRN |
| RDN / WRN | Read/Write Strobe | Active-low control signals enabling register access; synchronized with CEN for bus arbitration |
| CEN | Chip Enable | Active-low global enable - places D0–D7 in high-impedance state when deasserted |
| INTRN | Interrupt Request | Open-drain active-low output signaling any of eight maskable events (e.g., RxRDY, TxRDY, break) |
| RxDA / RxDB | Channel A/B Serial Input | Asynchronous receive inputs - sampled on rising edge of 16X clock; support false start bit detection |
| TxDA / TxDB | Channel A/B Serial Output | Transmit outputs - least-significant-bit first; held in mark (high) state when idle or disabled |
| X1/CLK / X2 | Crystal Oscillator Interface | Connects to 3.6864 MHz crystal; X1 accepts external clock if crystal omitted - essential for baud accuracy |
| OP0–OP7 | Programmable Output Port | 8-bit general-purpose outputs; configurable as RTS/CTS, interrupt signals (open-drain), or clock outputs |
| IP0–IP6 | Programmable Input Port | 7-bit input port with change-of-state detection on IP0–IP3; internal ~2.5 kΩ pull-ups; usable as CTS, clock, or control inputs |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Each channel supports unique data format (5–8 bits, parity, stop bits), baud rate, and mode (loopback, multidrop) |
| 8-character FIFO per channel | Reduces interrupt frequency by >80% vs. single-byte buffers; enables burst transfers without overrun in interrupt-driven systems |
| Receiver watchdog timer | Per-channel timeout detection prevents lockup during broken or stalled serial links - critical for unattended industrial terminals |
| Programmable counter/timer | 16-bit down-counter supporting timer, counter, and timeout modes - generates custom baud clocks or system timing signals |
| RTS/CTS hardware flow control | Automatic assertion of OP0/OP1 (RTSAN/RTSBN) disables remote transmitter when local FIFO nears full - eliminates software handshaking latency |
| Wake-up mode for multidrop | 9-bit address detection allows selective channel activation in shared-bus RS-485 networks - reduces polling overhead |
Applications
| Industrial Terminal Controller | Legacy POS System Interface |
|---|---|
|
Use Scenario: Embedded controller managing multiple RS-232-connected point-of-sale peripherals (receipt printer, barcode scanner, cash drawer) in retail kiosks. IC Role / Device Role / Timing Role: Dual UART interface bridging 8-bit microcontroller bus to two independent serial peripherals; provides simultaneous full-duplex communication with hardware flow control. Use Value: 8-byte FIFOs prevent data loss during high-speed receipt printing bursts; programmable baud rates accommodate mixed peripheral speeds (9600–115200 bps). |
Use Scenario: Retrofit upgrade of aging bank teller terminal using SCC2692-based design, requiring drop-in compatibility with enhanced buffer depth and interrupt flexibility. IC Role / Device Role / Timing Role: Pin- and function-compatible DUART replacement delivering deeper FIFOs, watchdog timers, and extended baud options without PCB redesign. Use Value: Powers up emulating SCC2692 behavior while enabling firmware upgrades to leverage new features like receiver timeout and multidrop wake-up. |
| RS-485 Multidrop Network Node | Modem/Data-Fax Controller |
|
Use Scenario: Remote telemetry unit in oil-field SCADA system communicating over long-haul RS-485 bus with central master station. IC Role / Device Role / Timing Role: UART channel A handles master polling commands; channel B manages sensor response transmission with automatic wake-up on address match. Use Value: 9-bit multidrop mode allows selective activation of individual nodes; receiver watchdog ensures recovery from line noise-induced hangs. |
Use Scenario: Fax/data modem card in industrial PC handling AT command parsing, data transmission, and error correction protocols. IC Role / Device Role / Timing Role: Dual UART manages host-to-modem command channel (AT commands) and data channel (V.32/V.34 streams) with independent baud control. Use Value: Independent receiver/transmitter baud rate selection enables asymmetric speeds (e.g., 19.2k command, 115.2k data); line break detection supports fax handshaking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC26C92A1A | Same die, industrial temperature grade (–40 °C to +85 °C) vs. commercial (0 °C to +70 °C); identical pinout and electrical specs | Required for operation in extended ambient conditions where thermal cycling exceeds commercial limits | Select SC26C92A1A for deployments in outdoor enclosures, factory floors, or automotive under-hood environments. |
| SCC2692C1A | Legacy predecessor with 1-byte FIFOs, no watchdog timer, no counter/timer, and limited baud rate flexibility; pin-compatible but functionally subset | Suitable only for low-throughput, non-critical serial links where interrupt load and link robustness are not concerns | Choose SCC2692C1A only for cost-sensitive legacy replacements where SC26C92C1A,518 features remain unused. |
Compared with SC26C92C1A,518, SC26C92A1A offers identical functionality with guaranteed operation across –40 °C to +85 °C, while SCC2692C1A provides basic dual UART capability without FIFO buffering or advanced timing - making SC26C92C1A,518 the optimal balance of legacy compatibility and modern serial interface robustness.
Availability
SC26C92C1A,518 is available at Aetrix Electronics and suitable for industrial terminal controllers, legacy POS system upgrades, RS-485 multidrop networks, and modem/data-fax controllers requiring stable component supply and long-term obsolescence management.
Supply support for SC26C92C1A,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep heritage in legacy logic and interface ICs acquired from Philips.
The SC26C92C1A,518 belongs to NXP's industrial communications interface product line, designed specifically for reliable, long-lifecycle serial communication in mission-critical embedded systems where backward compatibility and deterministic timing are essential.
FAQ
What is the maximum baud rate supported by SC26C92C1A,518?
The SC26C92C1A,518 supports a maximum baud rate of 230.4 kbaud using its 27 fixed-rate table or programmable 16X clock derived from the internal counter/timer. This requires a 3.6864 MHz crystal or external clock source. At 16X oversampling, the effective serial data rate remains 230.4 kbaud, with timing validated across the full –40 °C to +85 °C operating range.
Does SC26C92C1A,518 require an external crystal to operate?
No - SC26C92C1A,518 can operate with either a 3.6864 MHz crystal connected between X1/CLK and X2, or an external 1X/16X clock applied to X1/CLK. If using an external clock, X2 must be left unconnected. The on-chip crystal oscillator is integral to baud rate accuracy; omitting timing input will halt UART operation.
How does the receiver watchdog timer function in SC26C92C92C1A,518?
The SC26C92C1A,518 implements a per-channel receiver watchdog timer that triggers a timeout interrupt if no valid start bit is detected within a programmable interval after the previous character. This prevents system lockup during broken connections or noisy lines and is enabled via Mode Register 1 (MR1) bit 4. Timeout duration is tied to the receiver's selected baud rate.
Can SC26C92C1A,518 be used as a direct replacement for SCC2692 in existing designs?
Yes - SC26C92C1A,518 is explicitly designed as a pin-and-function replacement for SCC2692, powering up in SCC2692 emulation mode. All register maps, control sequences, and timing are backward-compatible. Enhanced features (FIFOs, watchdog, counter/timer) remain inactive until explicitly enabled, ensuring seamless integration into legacy SCC2692-based systems.
What are the power supply requirements for SC26C92C1A,518?
SC26C92C1A,518 operates from a single +5 V supply with ±10% tolerance (4.5 V to 5.5 V) across the full industrial temperature range (–40 °C to +85 °C). Typical supply current is 5 mA in active mode and drops to ≤15 µA in power-down mode. Decoupling capacitors (0.1 µF ceramic near VCC pin) are required for stable operation.
SC26C92C1A,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- 8 Byte
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
SC26C92C1A,518 FAQ
1.How can I place an order for SC26C92C1A,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC26C92C1A,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC26C92C1A,518 reliable?
The price and inventory of SC26C92C1A,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC26C92C1A,518 is usually 5 days.
3.What payment methods are accepted for SC26C92C1A,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC26C92C1A,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC26C92C1A,518?
SC26C92C1A,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC26C92C1A,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC26C92C1A,518?
For technical support, including SC26C92C1A,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC26C92C1A,518 requirements.
6.How does Aetrix verify that SC26C92C1A,518 is sourced from the original manufacturer or authorized distributors?
All SC26C92C1A,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC26C92C1A,518 meets industry standards.
7.What is the process for return or replacement of SC26C92C1A,518?
All SC26C92C1A,518 units undergo pre-shipment inspection (PSI). If there is an issue with SC26C92C1A,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC26C92C1A,518 part is unused and in its original packaging.
Return procedure for SC26C92C1A,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC26C92C1A,518 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)