My Inquiry
My Account
NXP Semiconductors SC26C92C1A,529
.jpg)
- Part No.:
- SC26C92C1A,529
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
SC26C92C1A,529.pdf
- Description:
- IC DUART 1MBPS 44PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:2,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC26C92C1A,529 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS universal asynchronous receiver/transmitter (DUART) with independent 8-character FIFOs per channel, programmable baud rates up to 230.4 kbps, and full-duplex operation on +5 V supply. It serves as a pin- and function-compatible upgrade to SCC2692/SCN2681 in industrial serial communication interfaces for terminal servers, legacy control systems, and embedded modems.
For engineers reviewing the SC26C92C1A,529 datasheet, SC26C92C1A,529 pinout, SC26C92C1A,529 application, or SC26C92C1A,529 equivalent, key selection criteria include dual-channel independent baud rate configuration, 8-byte FIFO depth per channel, watchdog timer per receiver, multidrop (9-bit) mode support, and compatibility with 44-pin PLCC packaging for through-hole or surface-mount legacy board reuse.
Technical Context
The SC26C92C1A,529 implements two fully independent UART channels sharing a single 8-bit bidirectional data bus, address decoding (A0–A3), and interrupt logic (INTRN). Each channel features separate MR0/MR1 mode registers, status registers (SRA/SRB), and clock selectors enabling asymmetric configurations - e.g., Channel A at 9600 bps (16×) while Channel B runs at 115.2 kbps using external 1.8432 MHz clock input.
Its timing subsystem integrates an on-chip crystal oscillator (X1/CLK, X2), 27 fixed-rate baud generator, and a 16-bit programmable counter/timer supporting timer, counter, and timeout modes. The counter/timer feeds clock selectors for both receivers and transmitters independently, enabling precise custom baud rates derived from crystal or external clocks up to 8 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rate Range | 50 to 230.4 kbps; supports 27 fixed rates plus user-defined via 16-bit counter/timer or external 1X/16X clock. |
| FIFO Depth | 8 characters per receiver and transmitter; reduces CPU interrupt overhead and prevents overrun/underrun in burst traffic. |
| Supply Voltage | +5 V ±10%; operates across industrial temperature range (−40°C to +85°C) without derating. |
| Interrupt Architecture | Single active-low open-drain INTRN output with eight maskable sources; OP3–OP7 configurable as discrete wire-ORable interrupt outputs. |
| Receiver Watchdog | Dedicated timeout timer per channel; detects stalled serial input and triggers interrupt to prevent lockup in multidrop or noisy line environments. |
| Data Format Flexibility | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits (programmable in 1/16-bit increments); enables interoperability with legacy protocols. |
| Package Type | 44-pin PLCC (SOT187-2); compatible with socketed or reflow-soldered industrial PCB layouts requiring mechanical robustness. |
Pinout & Package
SC26C92C1A,529 is housed in a 44-pin Plastic Leaded Chip Carrier (PLCC), SOT187-2 package, with gull-wing leads and index corner marking. Pin 1 is located at the index corner; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A3 | Address Inputs | Select internal registers (MR0, MR1, SR, CR, etc.) during CPU read/write cycles; enable full register access over shared 8-bit bus. |
| RDN / WRN | Read/Write Strobe | Active-low control signals synchronized with CEN; define timing windows for register access per Philips AC specs (tRW ≥ 70 ns). |
| CEN | Chip Enable | Active-low global enable; places D0–D7 in high-impedance state when deasserted, allowing bus sharing with other peripherals. |
| RxDA / RxDB | Channel A/B Serial Input | CMOS-level inputs sampling serial data on rising edge of selected 1X/16X clock; support false start bit and break detection. |
| TxDA / TxDB | Channel A/B Serial Output | CMOS-level outputs driving mark (high) idle state; transmit LSB-first with programmable framing and automatic parity insertion. |
| INTRN | Interrupt Request | Open-drain active-low output requiring external pull-up; asserts on any unmasked condition (RxRDY, TxRDY, break, C/T timeout, etc.). |
| OP0–OP7 | Programmable Output Port | Individually set/resettable; configurable as RTS/CTS, clock outputs, or discrete interrupt signals (OP3–OP7 become open-drain when assigned). |
| IP0–IP6 | Programmable Input Port | 7-bit port with internal ~2.5 µA pull-ups; supports change-of-state detection on IP0–IP3 and external clock inputs for Rx/Tx/C/T functions. |
| X1/CLK / X2 | Clock Input | Crystal oscillator terminals (3.6864 MHz nominal); accept external clock up to 8 MHz; X2 left open if external clock used on X1/CLK. |
| RESET | Asynchronous Reset | Active-high signal clearing all registers, halting C/T, disabling transmitters, and initializing MR pointer to MR1; tRES ≥ 200 ns required. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Enables simultaneous RS-232/RS-422 links on one IC - e.g., host console + peripheral modem - without CPU arbitration overhead. |
| 8-byte FIFO per channel | Reduces interrupt frequency by >8× vs. single-byte buffers; supports burst transfers up to 8 chars before CPU servicing required. |
| Watchdog timer per receiver | Prevents firmware hang in multidrop wake-up mode by detecting missing stop bits or prolonged idle; triggers ISR[3] interrupt for recovery action. |
| Multidrop (9-bit) mode | Supports address/data frame discrimination in shared-bus networks; allows one master to selectively wake multiple slaves via 9th bit addressing. |
| Programmable counter/timer | Generates precise 16× baud clocks, DMA-ready timing pulses, or inter-character timeouts - eliminating need for external timing ICs. |
| Flexible I/O port mapping | IP0–IP6 and OP0–OP7 serve as GPIO, modem control (RTS/CTS), clock sources, or interrupt outputs - reducing external logic in compact designs. |
Applications
| Industrial Terminal Server | Legacy CNC Machine Interface |
|---|---|
Use Scenario: Connecting multiple RS-232 devices (HMI, barcode scanner, PLC) to a single embedded Linux controller via isolated serial expansion. IC Role / Device Role / Timing Role: SC26C92C1A,529 acts as dual-port serial bridge with independent FIFO buffering and hardware flow control (RTS/CTS) per channel. Use Value: Eliminates CPU polling via interrupt-driven FIFO handling; 8-byte depth tolerates 10 ms latency between interrupts at 115.2 kbps, improving real-time responsiveness. |
Use Scenario: Retrofitting aging CNC controllers with modern communication capability while retaining original backplane wiring and voltage levels. IC Role / Device Role / Timing Role: SC26C92C1A,529 replaces obsolete SCN2681 in a 44-pin PLCC socket, providing identical pinout and enhanced FIFO/baud flexibility. Use Value: Enables 230.4 kbps upload/download of G-code files without modifying PCB layout; power-down mode reduces standby current to <15 µA. |
| Secure Modem Data Pump | Avionics Maintenance Terminal |
Use Scenario: Embedded dial-up modem in secure government comms equipment requiring error-resilient serial framing and watchdog supervision. IC Role / Device Role / Timing Role: SC26C92C1A,529 handles AT command parsing and V.22bis/V.32bis data framing with parity, framing, and overrun error detection per character. Use Value: False start bit detection and break generation ensure reliable command synchronization; receiver timeout prevents lockup during line noise events. |
Use Scenario: Portable maintenance interface for aircraft flight control computers using ARINC 429-to-RS-232 translation and diagnostic logging. IC Role / Device Role / Timing Role: SC26C92C92C1A,529 provides dual-channel buffered serial I/O with 1.5-stop-bit support for MIL-STD-188-114 compliance and crystal-based timing stability. Use Value: On-chip 3.6864 MHz oscillator eliminates external crystal footprint; −40°C to +85°C rating meets DO-160E environmental requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC26C92A1A | Same die, industrial-grade screening (−40°C to +85°C); identical electrical specs and pinout. | Qualified for extended temperature operation; same PCB fit and firmware compatibility. | Select SC26C92A1A when operating outside commercial temperature range or requiring guaranteed industrial qualification. |
| SC26C92C1B | Same functionality in 44-pin PQFP (SOT307-2); different lead pitch (0.8 mm vs. 1.27 mm) and thermal profile. | Requires PCB redesign for surface-mount assembly; lower package power dissipation (1.78 W vs. 2.4 W). | Choose SC26C92C1B only for new designs targeting automated SMT production and tighter board space constraints. |
Compared with SC26C92C1A,529, SC26C92A1A offers identical performance with extended temperature validation, while SC26C92C1B trades mechanical compatibility for SMT manufacturability - neither is pin-compatible without layout changes, and both require verification of thermal derating and signal integrity in target systems.
Availability
SC26C92C1A,529 is available at Aetrix Electronics and suitable for industrial terminal servers, legacy CNC machine retrofits, and secure modem data pumps requiring stable component supply across long product lifecycles.
Supply support for SC26C92C1A,529 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with heritage in Philips' analog and mixed-signal portfolio.
The SC26C92C1A,529 belongs to NXP's legacy communications IC family designed for robust, long-lifecycle serial interfacing in mission-critical industrial and defense systems where firmware stability and hardware compatibility outweigh raw speed.
FAQ
What is the maximum supported baud rate for SC26C92C1A,529?
The SC26C92C1A,529 supports baud rates up to 230.4 kbps in 16× mode using its internal baud rate generator or external clock inputs. When configured with a 3.6864 MHz crystal and MR0 bit 0 = 1, it delivers the full 27 standard rates plus extended rates. External clock inputs (IP3–IP6) allow operation up to 1 Mbps in 1× mode, though this requires careful signal integrity design and is not covered by standard AC specs.
Does SC26C92C1A,529 support automatic hardware flow control?
Yes, SC26C92C1A,529 supports RTS/CTS flow control via OP0/OP1 (RTSAN/RTSBN) and IP0/IP1 (CTSAN/CTSBN). When enabled in the mode registers, the DUART automatically deasserts RTS upon receiver FIFO fill threshold (programmable at 1–8 bytes) and reasserts it after space becomes available - eliminating software intervention for buffer management.
Can SC26C92C1A,529 operate with a 1.8432 MHz crystal?
No - SC26C92C1A,529 requires a 3.6864 MHz crystal for accurate generation of standard baud rates (e.g., 9600, 19.2k, 115.2k) via its internal divider chain. A 1.8432 MHz crystal yields half the reference frequency and introduces ±100% error in all fixed-rate outputs. However, SC26C92C1A,529 accepts external clocks up to 8 MHz on X1/CLK, so a 1.8432 MHz oscillator signal may be used directly if programmed via clock selector registers.
How does the watchdog timer function in SC26C92C1A,529?
The SC26C92C1A,529 includes a dedicated watchdog timer per receiver channel that monitors inter-character timing. If no valid stop bit is detected within a programmable timeout window (set via MR1 bits 5–6), the timer asserts the RxRDY interrupt and sets the RxB timeout bit in the status register. This prevents firmware deadlock during line faults or protocol violations in multidrop or noisy environments.
Is SC26C92C1A,529 pin-compatible with the older SCC2692?
Yes - SC26C92C1A,529 is explicitly specified as a pin- and function-compatible replacement for the SCC2692, with identical pin assignments, register map, and power-up behavior. All control sequences, initialization routines, and interrupt handling code written for SCC2692 execute unchanged on SC26C92C1A,529, while gaining deeper FIFOs, watchdog timers, and extended baud capabilities.
SC26C92C1A,529 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- 8 Byte
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
SC26C92C1A,529 FAQ
1.How can I place an order for SC26C92C1A,529 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC26C92C1A,529 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC26C92C1A,529 reliable?
The price and inventory of SC26C92C1A,529 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC26C92C1A,529 is usually 5 days.
3.What payment methods are accepted for SC26C92C1A,529?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC26C92C1A,529 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC26C92C1A,529?
SC26C92C1A,529 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC26C92C1A,529 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC26C92C1A,529?
For technical support, including SC26C92C1A,529 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC26C92C1A,529 requirements.
6.How does Aetrix verify that SC26C92C1A,529 is sourced from the original manufacturer or authorized distributors?
All SC26C92C1A,529 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC26C92C1A,529 meets industry standards.
7.What is the process for return or replacement of SC26C92C1A,529?
All SC26C92C1A,529 units undergo pre-shipment inspection (PSI). If there is an issue with SC26C92C1A,529, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC26C92C1A,529 part is unused and in its original packaging.
Return procedure for SC26C92C1A,529:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC26C92C1A,529 Tags
-
SC16IS741AIPWJ
NXP Semiconductors
-
TL16C550CPTR
Texas Instruments
-
TL16C550CIPTR
Texas Instruments
-
SC16C752BIB48,128
NXP Semiconductors
-
ST16C2550CQ48-F
MaxLinear, Inc.
-
ST16C2550CJ44-F
MaxLinear, Inc.
-
ST16C2552CJ44-F
MaxLinear, Inc.
-
ST16C1550IQ48-F
MaxLinear, Inc.
-
ST16C2550IQ48-F
MaxLinear, Inc.
-
ST16C554DIQ64-F
MaxLinear, Inc.
-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
