My Inquiry
My Account
NXP Semiconductors SC28L92A1BS,528
- Part No.:
- SC28L92A1BS,528
- Manufacturer:
- NXP Semiconductors
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
SC28L92A1BS,528.pdf
- Description:
- IC UART DUAL W/FIFO 48HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,595
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SC28L92A1BS,528 from NXP Semiconductors is a 3.3 V/5.0 V dual-channel UART (DUART) with independent 16-byte RX/TX FIFOs, programmable 28 fixed baud rates up to 230.4 kBd, watchdog timer per receiver, and pin-selectable Motorola/Intel bus interface. It operates in industrial temperature range (−40 °C to +85 °C) and serves as pin- and function-compatible upgrade to SC26C92 in embedded serial communication subsystems.
For engineers reviewing the SC28L92A1BS,528 datasheet, SC28L92A1BS,528 pinout, SC28L92A1BS,528 application, or SC28L92A1BS,528 equivalent, this device delivers deterministic interrupt handling via eight maskable conditions, flexible clock sourcing (crystal or external), and dual-speed channel support for clustered terminal systems and modem interfaces requiring robust flow control and low CPU overhead.
Technical Context
The SC28L92A1BS,528 integrates two fully independent asynchronous channels, each with dedicated 16-byte FIFOs, programmable baud rate generators, and separate receiver/transmitter clock selectors. Its timing architecture supports crystal (3.6864 MHz nominal) or external clock input, with on-chip oscillator and 16-bit counter/timer enabling user-defined rates up to 1 MHz (16× mode).
Pin programming via I/M selects 68xxx (Motorola) or 80xxx (Intel) bus protocol; MR0A[3] configures FIFO depth (8/16 byte) for SC26C92 compatibility. The device provides multipurpose 7-bit input port (IP0–IP6) with change-of-state detection and 8-bit output port (OP0–OP7) supporting RTS/CTS flow control, DMA-ready FIFO status, and discrete interrupt outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.3 V ±10 % or 5.0 V ±10 % - single-rail operation enables drop-in replacement in legacy 3.3 V or 5 V systems without level-shifting. |
| Operating Temperature | −40 °C to +85 °C - qualified for industrial environments including factory automation and telecom infrastructure. |
| FIFO Depth | 16 characters per receiver/transmitter - reduces interrupt frequency by >50 % vs. 8-byte FIFOs, lowering CPU load in interrupt-driven systems. |
| Baud Rate Range | 50 kBd to 230.4 kBd (28 fixed rates); up to 1 Mbit/s with programmable counter/timer - supports RS-232, RS-422, and custom serial protocols. |
| Bus Interface | Pin-selectable 68xxx or 80xxx - eliminates need for external logic translation; compatible with MC68000 and 8086/80C86 families. |
| Interrupt Architecture | Single active-low INTRN output with eight maskable sources; OP3–OP7 configurable as discrete open-drain interrupt outputs - enables prioritized, low-latency response in real-time systems. |
| Crystal Oscillator | On-chip, supports 3.6864 MHz nominal (up to 8 MHz) - removes external oscillator component, simplifying BOM and layout. |
Pinout & Package
HVQFN48 package: 6 mm × 6 mm × 0.85 mm body, thermally enhanced exposed pad, leadless construction. Requires soldering of exposed pad to PCB thermal plane with vias for reliable thermal dissipation and electrical grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D7 | Data bus I/O | Bidirectional 8-bit data path for register access; 3-state controlled by CEN/WRN/RDN (80xxx) or CEN/R/WN (68xxx). |
| A0–A3 | Address inputs | Select internal registers (MR0–MR3, CSR, ISR, IMR, etc.) and ports; no address latch required. |
| RxDA / RxDB | Channel A/B RX input | Asynchronous serial data inputs; sampled on rising edge of receiver clock; support external or internal 1×/16× clocking. |
| TxDA / TxDB | Channel A/B TX output | Transmit data outputs held HIGH (mark) when idle or disabled; LSB-first transmission. |
| OP0 / OP1 | RTS outputs | Active-low request-to-send signals; auto-deactivatable during transmit/receive - enables hardware flow control with remote modems. |
| IP0 / IP1 | CTS inputs | Active-low clear-to-send inputs; used for RTS/CTS handshaking - prevents receiver overrun in full-duplex links. |
| INTRN | Interrupt output | Open-drain active-low signal indicating any unmasked interrupt condition; requires external pull-up resistor. |
| X1/CLK, X2 | Clock inputs | Crystal or external clock interface; X1 accepts 3.6864 MHz (up to 8 MHz); X2 is crystal output or left open for external clock mode. |
Key Features
| Feature | Design Value |
|---|---|
| 16-byte dual-channel FIFOs | Minimizes receiver overrun and transmitter underrun; supports four programmable interrupt trigger levels per FIFO for precise buffer management. |
| Per-receiver watchdog timer | Detects stuck or silent serial lines and triggers interrupt - critical for fault-tolerant industrial telemetry and remote monitoring. |
| Independent RX/TX baud rate selection | Enables dual-speed operation (e.g., 9600 Bd RX / 115.2 kBd TX) in clustered terminal or multi-drop wake-up applications. |
| Multi-function I/O ports | 7-bit input port with change-of-state detection on four pins; 8-bit output port with individual bit set/reset - replaces discrete GPIO expanders in space-constrained designs. |
| Power-down and time-out modes | Reduces current consumption during idle periods; receiver time-out mode detects break conditions mid-character for robust protocol recovery. |
Applications
| Industrial Serial Gateway | Legacy System Upgrade |
|---|---|
Use Scenario: Connecting PLCs, HMIs, and sensors over RS-232/RS-422 in factory automation cabinets with space and thermal constraints. IC Role / Device Role / Timing Role: Dual-channel UART bridging microcontroller UART peripherals to multiple field devices; provides hardware flow control and FIFO buffering to sustain 115.2 kBd burst traffic. Use Value: 16-byte FIFOs reduce interrupt servicing latency by 60 % vs. SC26C92; HVQFN48 package saves >40 % board area versus PLCC44. |
Use Scenario: Replacing obsolete SC26C92 in deployed medical diagnostic equipment requiring extended lifecycle support and no PCB redesign. IC Role / Device Role / Timing Role: Pin- and function-compatible DUART with identical register map and power-up behavior - emulates SC26C92 at reset while enabling optional enhancements. Use Value: MR0A[3] bit enables strict 8-byte FIFO mode for drop-in replacement; same 44-pin footprint variants available (PLCC/QFP), but SC28L92A1BS,528 offers superior thermal performance in HVQFN48. |
| Modem & Telecom Interface | Clustered Terminal Controller |
Use Scenario: Embedded modem card in point-of-sale terminals requiring RTS/CTS handshaking, break detection, and reliable interrupt delivery under noisy EMI conditions. IC Role / Device Role / Timing Role: Full-duplex serial controller managing AT command exchange and data transfer; uses OP0/OP1 as RTS and IP0/IP1 as CTS with automatic deassertion. Use Value: False start-bit and line-break detection ensure robust command parsing; watchdog timers prevent lockup during carrier loss events. |
Use Scenario: Central controller in multi-terminal kiosk systems where one host communicates with up to 16 dumb terminals via daisy-chained RS-485 links. IC Role / Device Role / Timing Role: Dual-channel DUART operating in multi-drop (9-bit/wake-up) mode; Channel A handles master polling, Channel B manages local diagnostics and firmware updates. Use Value: Independent baud rate configuration allows 9600 Bd polling (Channel A) and 115.2 kBd update bursts (Channel B); automatic wake-up mode minimizes standby power. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SC26C92B1A,528 | 8-byte FIFOs only; no watchdog timer; fixed 24 baud rates; no MR0A register; 5 V only; PLCC44 only | Lacks FIFO depth, interrupt flexibility, and dual-voltage support - suitable only for legacy SC26C92 drop-in replacements with no feature upgrades | Select only if strict backward compatibility with original SC26C92 register behavior and 8-byte FIFO timing is mandatory. |
| TL16C550CPTR | Single-channel; 16-byte FIFO; 5 V only; no watchdog; no dual-baud capability; TI-specific register set; TSSOP48 package | Requires two devices for dual-channel operation; lacks multi-drop mode and programmable counter/timer - limited to basic PC-style serial expansion | Choose when cost-sensitive single-channel applications dominate and NXP ecosystem integration is not required. |
Compared with SC26C92B1A,528 and TL16C550CPTR, the SC28L92A1BS,528 uniquely combines dual-channel operation, per-receiver watchdog, pin-selectable bus interface, and HVQFN48 thermal efficiency - making it the only option supporting both legacy replacement and next-generation industrial serial gateway designs without compromise.
Availability
SC28L92A1BS,528 is available at Aetrix Electronics and suitable for industrial serial gateways, legacy system upgrades, modem interfaces, and clustered terminal controllers requiring stable component supply across extended product lifecycles.
Supply support for SC28L92A1BS,528 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in mixed-signal and communications ICs.
The SC28L92A1BS,528 belongs to NXP's IMPACT family of universal asynchronous transceivers designed for industrial-grade serial communication in harsh environments, emphasizing pin compatibility, wide voltage operation, and long-term supply stability.
FAQ
What is the primary function of the SC28L92A1BS,528 in a system?
The SC28L92A1BS,528 functions as a dual-channel Universal Asynchronous Receiver/Transmitter (DUART), providing two independent full-duplex serial communication paths with 16-byte FIFOs, programmable baud rates, and hardware flow control. It bridges microprocessors to RS-232/RS-422 peripherals while minimizing CPU interrupt overhead - a core component in industrial gateways and legacy system upgrades.
Does the SC28L92A1BS,528 support both 3.3 V and 5 V operation simultaneously?
No - the SC28L92A1BS,528 operates from a single supply rail: either 3.3 V ±10 % or 5.0 V ±10 %. It does not support dual-supply operation. The device powers up in SC26C92-compatible mode regardless of supply voltage, and all I/Os are tolerant to the selected VCC level.
How is bus interface selection implemented on the SC28L92A1BS,528?
Bus interface selection is controlled by the I/M pin: pulled HIGH (or left open) for 80xxx (Intel) mode; grounded for 68xxx (Motorola) mode. This pin reconfigures RDN/WRN/DACKN/IACKN functionality and adjusts interrupt vector behavior - no software configuration is needed for basic protocol alignment.
Can the SC28L92A1BS,528 generate custom baud rates beyond the 28 fixed options?
Yes - the SC28L92A1BS,528 uses a 16-bit programmable counter/timer to derive custom baud rates. When configured as a timer, it generates a 16× clock source that feeds the baud rate generator, enabling user-defined rates up to 1 Mbit/s (16× mode), provided the X1/CLK input supports the required base frequency.
What thermal considerations apply to the HVQFN48 package of the SC28L92A1BS,528?
The HVQFN48 package features an exposed thermal pad (pin 18 per datasheet) that must be soldered to a PCB thermal plane with ≥4 thermal vias. Failure to connect the pad results in degraded thermal performance and potential reliability issues. The pad is electrically tied to GND and must be grounded for proper device operation.
SC28L92A1BS,528 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 48-VFQFN Exposed Pad
- Series:
- Impact
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- 16 Byte
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 3.3V, 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- Yes
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-HVQFN (6x6)
SC28L92A1BS,528 FAQ
1.How can I place an order for SC28L92A1BS,528 through Aetrix?
Please submit a Request for Quotation (RFQ) for SC28L92A1BS,528 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SC28L92A1BS,528 reliable?
The price and inventory of SC28L92A1BS,528 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SC28L92A1BS,528 is usually 5 days.
3.What payment methods are accepted for SC28L92A1BS,528?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SC28L92A1BS,528 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SC28L92A1BS,528?
SC28L92A1BS,528 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SC28L92A1BS,528 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SC28L92A1BS,528?
For technical support, including SC28L92A1BS,528 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SC28L92A1BS,528 requirements.
6.How does Aetrix verify that SC28L92A1BS,528 is sourced from the original manufacturer or authorized distributors?
All SC28L92A1BS,528 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SC28L92A1BS,528 meets industry standards.
7.What is the process for return or replacement of SC28L92A1BS,528?
All SC28L92A1BS,528 units undergo pre-shipment inspection (PSI). If there is an issue with SC28L92A1BS,528, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SC28L92A1BS,528 part is unused and in its original packaging.
Return procedure for SC28L92A1BS,528:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SC28L92A1BS,528 Tags
-
SC16IS741AIPWJ
NXP Semiconductors
-
TL16C550CPTR
Texas Instruments
-
TL16C550CIPTR
Texas Instruments
-
SC16C752BIB48,128
NXP Semiconductors
-
ST16C2550CQ48-F
MaxLinear, Inc.
-
ST16C2550CJ44-F
MaxLinear, Inc.
-
ST16C2552CJ44-F
MaxLinear, Inc.
-
ST16C1550IQ48-F
MaxLinear, Inc.
-
ST16C2550IQ48-F
MaxLinear, Inc.
-
ST16C554DIQ64-F
MaxLinear, Inc.
-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
