My Inquiry
My Account
Texas Instruments SCAN90CP02SPX
- Part No.:
- SCAN90CP02SPX
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 28-UFQFN Exposed Pad
- Datasheet:
-
SCAN90CP02SPX.pdf
- Description:
- IC CROSSPOINT SW 1 X 2:2 28WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCAN90CP02SPX from Texas Instruments is a 1.5 Gbps 2×2 LVDS crosspoint switch with IEEE 1149.1/1149.6 boundary-scan test support, configurable 0/25/50/100% pre-emphasis per channel, non-blocking architecture, and dual-package availability (UQFN-28 or LQFP-32). It operates from a single 3.3 V supply across −40°C to +85°C and serves as a signal repeater, splitter, mux, or crossover in high-speed backplane interconnects.
For engineers reviewing the SCAN90CP02SPX datasheet, SCAN90CP02SPX pinout, SCAN90CP02SPX application, or SCAN90CP02SPX equivalent, this page delivers verified electrical specs, JTAG-compliant testability details, pre-emphasis configuration logic, flow-through pinout mapping, and industrial-grade thermal performance data - all specific to the UQFN-28 variant SCAN90CP02SPX.
Technical Context
The SCAN90CP02SPX implements a fully non-blocking 2×2 differential crosspoint matrix with independent enable (EN0/EN1) and select (SEL0/SEL1) control for four operating modes: dual-channel repeater, 1:2 splitter, 2:1 mux, and crossover. Its internal signal paths are optimized for minimal jitter accumulation, with measured total jitter ≤126 psp-p at 1.5 Gbps (UQFN package).
IEEE 1149.6 compliance enables AC-coupled differential interconnect testing at >1 Gbps, while dedicated PEM00–PEM11 pins configure per-output pre-emphasis levels (0%, 25%, 50%, or 100%) to compensate for lossy media. All LVDS inputs accept LVDS, Bus LVDS, CML, and LVPECL signals; outputs drive standard LVDS receivers with 250–575 mV differential swing into 100 Ω.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 1.5 Gbps per channel - supports full-rate serial links without retiming or protocol translation |
| Supply Voltage | 3.3 V ±0.3 V - single-rail operation compatible with industrial 3.3 V systems |
| Differential Output Swing | 250–575 mV into 100 Ω - meets LVDS standard compliance and ensures noise margin in point-to-point links |
| Pre-emphasis Levels | 0 / 25 / 50 / 100% - programmable per output pair to counteract frequency-dependent loss in cables/backplanes |
| Output Enable Time | 50–150 ns - fast channel activation enables dynamic power management in multi-stage signal routing |
| Jitter (TJ, 1.5 Gbps) | 93–126 psp-p (UQFN) - low deterministic jitter preserves eye opening for reliable high-speed sampling |
| Operating Temperature | −40°C to +85°C - qualified for industrial embedded and telecom infrastructure environments |
Pinout & Package
SCAN90CP02SPX is packaged in a 28-pin UQFN (NJD) with exposed thermal pad (DAP) serving as primary GND connection. Pin layout follows flow-through topology to minimize trace length mismatch and internal skew.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| IN0+, IN0− | Differential Input Channel 0 | Accept LVDS/BLVDS/CML/LVPECL signals; wide 0.05–3.55 V common-mode range enables DC coupling |
| IN1+, IN1− | Differential Input Channel 1 | Independent second input path; supports redundancy or dual-data-stream routing |
| OUT0+, OUT0− | Differential Output Channel 0 | Configurable pre-emphasis (PEM00/PEM01); driven by SEL0/SEL1 logic for crosspoint routing |
| OUT1+, OUT1− | Differential Output Channel 1 | Independent pre-emphasis control (PEM10/PEM11); supports simultaneous dual-output operation |
| SEL0, SEL1 | Configuration Select Inputs | Define crosspoint mode (repeater, splitter, mux, crossover) via truth table; no external pull-up required |
| EN0, EN1 | Output Enable Controls | Individually disable OUT0 or OUT1 to reduce dynamic power; <1.4 mA quiescent current in full shutdown |
| TDI, TDO, TCK, TMS, TRST | IEEE 1149.1 JTAG Interface | Enable boundary-scan testing of LVTTL I/O; integrated 1149.6 cells support high-speed differential interconnect test |
| VDD (Pins 11,14,16,22,25) | Power Supply | Five dedicated 3.3 V pins require ≥4 × 0.01 µF low-ESR bypass capacitors to ground plane |
| DAP (GND) | Thermal & Ground Reference | Exposed metal pad on underside - must connect to PCB ground plane via ≥4 vias for thermal and AC performance |
Key Features
| Feature | Design Value |
|---|---|
| Non-blocking 2×2 Crosspoint Architecture | Enables any input to drive any output simultaneously - critical for redundant switching and signal fanout in telecom line cards |
| Per-Channel Pre-emphasis Control | Four discrete pre-emphasis settings (0%/25%/50%/100%) per output pair - eliminates need for external equalization circuitry |
| IEEE 1149.1 and 1149.6 Compliance | Full boundary-scan test coverage for both LVTTL control pins and high-speed differential I/O - reduces production test time and cost |
| Flow-Through Pinout | Input and output pins arranged to minimize PCB trace length and skew - simplifies layout and maintains signal integrity at 1.5 Gbps |
| Low-Power Dual Repeater Mode | 70 mA typical supply current @ 1.5 Gbps - enables dense integration in power-constrained backplane modules |
Applications
| Telecom Line Card Signal Routing | Industrial Redundant Data Switching |
|---|---|
|
Use Scenario: High-speed serial data routing between FPGA-based packet processors and optical transceivers in modular telecom chassis. IC Role / Device Role / Timing Role: LVDS crosspoint switch providing reconfigurable signal paths between multiple SerDes lanes and backplane connectors. Use Value: Enables hot-swappable module interoperability and dynamic failover via SEL/EN control - no hardware redesign needed when changing data path topology. |
Use Scenario: Dual-redundant sensor interface in rail signaling or power substation control systems requiring continuous uptime. IC Role / Device Role / Timing Role: 2:1 mux selecting between primary and backup sensor data streams with sub-150 ns switching latency. Use Value: Guarantees <150 ns switchover during fault detection - meets SIL-2 functional safety timing requirements for critical infrastructure. |
| Test Equipment Signal Multiplexing | High-Speed Instrumentation Backplane |
|
Use Scenario: Automated test equipment (ATE) switching between multiple DUTs using shared high-speed digital I/O resources. IC Role / Device Role / Timing Role: 1:2 splitter distributing calibrated clock/data signals to parallel test sites while maintaining jitter below 126 psp-p. Use Value: Eliminates need for separate clock buffers per site - reduces BOM cost and board area by 40% vs. discrete repeater solution. |
Use Scenario: Modular instrumentation rack where digitizer, function generator, and analyzer modules share a common LVDS backplane. IC Role / Device Role / Timing Role: Crossover switch enabling bidirectional data exchange between arbitrary slot pairs without manual cabling changes. Use Value: Supports field-reconfigurable system topologies - users can repurpose slots via software-controlled SEL/EN bits instead of physical rewiring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS crosspoint switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX9158ESE+ | Single 2×2 LVDS switch; no IEEE 1149.6 support; fixed 3.3 V operation; 1.25 Gbps max data rate | Lacks JTAG testability and pre-emphasis - suitable only for non-test-critical, lower-speed (<1.25 Gbps) point-to-point links | Select when IEEE 1149.6 compliance and 1.5 Gbps operation are not required; lower cost alternative for basic routing |
| SN65LVDS387PW | Quad 1:2 LVDS repeater; no crosspoint functionality; no pre-emphasis; 800 Mbps max per channel | Fixed repeater topology only - cannot implement mux, splitter, or crossover modes; limited to fanout applications | Choose only for simple signal boosting where dynamic reconfiguration is unnecessary and data rates stay below 800 Mbps |
Compared with MAX9158ESE+ and SN65LVDS387PW, SCAN90CP02SPX uniquely combines 1.5 Gbps crosspoint flexibility, per-output pre-emphasis, and production-ready IEEE 1149.6 testability - making it the sole option for reconfigurable, high-reliability, high-speed backplane systems requiring full manufacturing test coverage.
Availability
SCAN90CP02SPX is available at Aetrix Electronics and suitable for telecom line card design, industrial redundant switching, ATE signal multiplexing, and high-speed instrumentation backplane applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for SCAN90CP02SPX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions with over 50 years of innovation in signal integrity and test infrastructure.
The SCAN90CP02 product line targets high-reliability, high-speed interconnect applications in telecom, industrial automation, and automated test equipment - delivering reconfigurable signal routing with built-in testability and loss compensation.
FAQ
What is the maximum data rate supported by SCAN90CP02SPX?
SCAN90CP02SPX supports up to 1.5 Gbps per channel, validated across temperature (−40°C to +85°C) and supply voltage (3.0 V to 3.6 V). This rating applies to all four operational modes - dual repeater, 1:2 splitter, 2:1 mux, and crossover - and is confirmed by TI's characterization data showing ≤126 psp-p total jitter at 1.5 Gbps in UQFN package.
Does SCAN90CP02SPX support IEEE 1149.6 for differential signal testing?
Yes, SCAN90CP02SPX integrates full IEEE 1149.6-compliant boundary-scan cells on all differential inputs (IN0±, IN1±) and outputs (OUT0±, OUT1±), enabling AC-coupled high-speed interconnect testing at >1 Gbps. This capability is documented in the "DESIGN-FOR-TEST" section of the SNLS168M datasheet and verified in TI's BSDL file for SCAN90CP02SPX.
How is pre-emphasis configured on SCAN90CP02SPX?
SCAN90CP02SPX uses two dedicated LVTTL control pins per output channel: PEM00/PEM01 for OUT0± and PEM10/PEM11 for OUT1±. These pins set pre-emphasis level to 0%, 25%, 50%, or 100% per Table 1 in the datasheet - allowing independent optimization of each output for its specific trace/cable length and loss profile.
What package type does SCAN90CP02SPX use, and how is grounding implemented?
SCAN90CP02SPX uses the 28-pin UQFN (NJD) package with an exposed thermal pad (DAP) that serves as the primary GND connection. The DAP must be soldered to the PCB ground plane using ≥4 thermal vias - no traditional GND pins exist on the perimeter. This design achieves 29°C/W thermal resistance and is specified in TI's mechanical drawing SPA28A.
Can SCAN90CP02SPX operate with LVPECL or CML input signals?
Yes, SCAN90CP02SPX accepts LVPECL and CML inputs directly due to its wide 0.05–3.55 V common-mode input voltage range and differential input threshold specifications. Figures 10 and 11 in the SNLS168M datasheet show verified DC-coupled interfaces to both CML3.3V/LVPECL drivers without level-shifting components.
SCAN90CP02SPX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-UFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Crosspoint Switch
- Circuit:
- 1 x 2:2
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 3V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-UQFN (5x5)
SCAN90CP02SPX FAQ
1.How can I place an order for SCAN90CP02SPX through Aetrix?
Please submit a Request for Quotation (RFQ) for SCAN90CP02SPX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCAN90CP02SPX reliable?
The price and inventory of SCAN90CP02SPX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCAN90CP02SPX is usually 5 days.
3.What payment methods are accepted for SCAN90CP02SPX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCAN90CP02SPX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCAN90CP02SPX?
SCAN90CP02SPX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCAN90CP02SPX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCAN90CP02SPX?
For technical support, including SCAN90CP02SPX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCAN90CP02SPX requirements.
6.How does Aetrix verify that SCAN90CP02SPX is sourced from the original manufacturer or authorized distributors?
All SCAN90CP02SPX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCAN90CP02SPX meets industry standards.
7.What is the process for return or replacement of SCAN90CP02SPX?
All SCAN90CP02SPX units undergo pre-shipment inspection (PSI). If there is an issue with SCAN90CP02SPX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCAN90CP02SPX part is unused and in its original packaging.
Return procedure for SCAN90CP02SPX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCAN90CP02SPX Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
