My Inquiry
My Account
NXP Semiconductors SCC2681AC1A44,529
.jpg)
- Part No.:
- SCC2681AC1A44,529
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
SCC2681AC1A44,529.pdf
- Description:
- IC DUART 1MBPS 44PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:2,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2681AC1A44,529 from NXP Semiconductors (formerly Philips Semiconductors) is a dual-channel CMOS asynchronous receiver/transmitter (DUART) providing two independent full-duplex UART interfaces in a 44-pin PLCC package. It supports programmable data formats (5–8 data bits, 1/1.5/2 stop bits, odd/even/no parity), independent baud rate selection per channel (up to 115.2 kbaud), and quadruple-buffered receivers for reduced interrupt overhead in industrial serial communication systems.
For engineers reviewing the SCC2681AC1A44,529 datasheet, SCC2681AC1A44,529 pinout, SCC2681AC1A44,529 application, or SCC2681AC1A44,529 equivalent, key selection considerations include its 44-pin PLCC package with integrated crystal oscillator, dual-channel flow control via RTS/CTS inputs, 7-bit input port with change-of-state detection, and 8-bit output port supporting auto RS-485 turn-around and discrete interrupt generation.
Technical Context
The SCC2681AC1A44,529 implements two independent UART channels sharing a single 16-bit programmable counter/timer and a common 3.6864 MHz on-chip crystal oscillator. Each channel features separate baud rate generators selectable from 22 fixed rates or derived from the counter/timer or external 1×/16× clocks.
Its interrupt architecture uses a single active-low open-drain INTRN output with eight maskable sources, while the 8-bit output port (OP0–OP7) can be individually configured as status signals, DMA handshakes, or dedicated wire-ORable interrupt outputs-enabling flexible system-level integration without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual full-duplex asynchronous receiver/transmitter (DUART) |
| Supply Voltage | +5 V ± 5% (commercial grade); enables direct interface with legacy 5 V microcontrollers |
| Max Baud Rate | 115.2 kbaud per channel; supports standard modem and industrial protocol speeds |
| Data Format | 5–8 data bits, 1/1.5/2 stop bits, odd/even/no parity; configurable per channel for mixed-protocol systems |
| Receiver Buffering | Quadruple-buffered per channel; reduces CPU interrupt load and prevents overrun in burst-mode reception |
| Package | 44-pin PLCC (SOT187-2); surface-mount compatible with industrial thermal cycling requirements |
| Operating Temp | 0 °C to +70 °C; validated for commercial embedded control and instrumentation applications |
Pinout & Package
SCC2681AC1A44,529 is housed in a 44-pin plastic leaded chip carrier (PLCC, SOT187-2) with 0.050" lead pitch and index corner marking. The package supports reflow soldering and provides mechanical stability for high-vibration environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 44) | Power supply input | +5 V main supply; decoupling capacitor required within 10 mm for noise immunity |
| GND (Pin 22) | Ground reference | Common return path for all digital and analog circuitry; must connect to low-impedance ground plane |
| CEN (Pin 39) | Chip enable | Active-low signal enabling data bus transfers; allows multiple DUARTs on shared bus with address decoding |
| A0–A3 (Pins 2,4,6,7) | Address inputs | Select internal registers (MR, SR, THR, RHR, etc.) for read/write access via 4-bit address space |
| RDN/WRN (Pins 10/9) | Read/write strobes | Control timing of register access; synchronous with CEN for 8080-style bus interfacing |
| RxDA/TxDA (Pins 35/33) | Channel A I/O | Full-duplex serial interface for primary device link; supports RS-232/422/485 with external level shifters |
| RxDB/TxDB (Pins 11/13) | Channel B I/O | Independent second serial channel; enables dual-protocol or redundant comms without additional ICs |
| X1/CLK (Pin 36) | Clock input | Accepts 3.6864 MHz crystal or external clock; drives baud rate generator, counter/timer, and internal logic |
| INTRN (Pin 24) | Interrupt output | Open-drain active-low signal; requires external pull-up; aggregates eight interrupt sources for efficient CPU servicing |
| OP0–OP7 (Pins 32,14,31,15,30,16,29,17) | Configurable outputs | Programmable as RTS/CTS, TxRDY/RxRDY, counter/timer interrupts, or general-purpose I/O with set/reset control |
| IP0–IP6 (Pins 8,5,40,3,43,42,41) | Configurable inputs | Support CTS handshake, external clock inputs, or change-of-state detection on four pins for event-driven wake-up |
Key Features
| Feature | Design Value |
|---|---|
| Independent baud rate per channel | Enables simultaneous operation at different speeds (e.g., 9600 bps for diagnostics + 115.2 kbps for data streaming) |
| Quadruple receiver buffering | Reduces interrupt frequency by up to 75% versus single-buffer UARTs in high-throughput polling systems |
| Auto RS-485 turn-around on OP0/OP1 | Eliminates need for external direction-control logic when driving half-duplex differential buses |
| Change-of-state detection on IP0–IP3 | Allows hardware-triggered wake-up from sleep mode using external switch or sensor transitions |
| On-chip crystal oscillator | Removes external crystal and load capacitors, reducing BOM count and PCB footprint by ≥3 components |
| 16-bit programmable counter/timer | Generates precise time bases for custom baud rates, pulse-width modulation, or watchdog timeout functions |
Applications
| Industrial Serial Gateway | Legacy Equipment Interface |
|---|---|
Use Scenario: Aggregating data from multiple Modbus RTU sensors into a central PLC over RS-485. IC Role / Device Role / Timing Role: Dual-channel DUART managing concurrent master/slave communications with independent baud rate control and automatic RS-485 direction switching. Use Value: Eliminates need for two discrete UARTs and external transceivers, reducing gate count and improving timing consistency between channels. | Use Scenario: Connecting modern ARM-based HMI to aging CNC controller using RS-232 with non-standard framing. IC Role / Device Role / Timing Role: Protocol translator handling 7E1 at 4800 bps (CNC) and 8N1 at 115.2 kbps (HMI) simultaneously. Use Value: Programmable data format per channel ensures bit-level compatibility without firmware modification on either side. |
| Multi-drop Terminal Controller | Embedded Test Instrument |
Use Scenario: Managing up to 32 ASCII terminals in a clustered configuration using break detection and wake-up mode. IC Role / Device Role / Timing Role: DUART implementing multidrop addressing via start-end break interrupts and automatic channel activation. Use Value: Break detection synchronized to character boundaries enables reliable address recognition without CPU polling overhead. | Use Scenario: Providing isolated serial debug ports and trigger I/O for automated functional test of PCB assemblies. IC Role / Device Role / Timing Role: Dual UART plus 7-bit input/8-bit output port serving as combined debug interface and hardware stimulus generator. Use Value: Integrated COS detection and programmable OP outputs replace discrete GPIO expanders and logic gates in test fixture design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2692AC1A44 | Enhanced version with extended temperature range (–40 °C to +85 °C) and improved ESD tolerance (±4 kV HBM) | Required for industrial deployments outside commercial ambient limits or high-noise factory floors | Select when operating beyond 0–70 °C or requiring higher robustness against electrostatic discharge events |
| TL16C550CPTR | Single-supply 3.3 V operation; FIFO depth increased to 16 bytes per channel; no on-chip oscillator | Suitable for newer low-voltage designs but requires external clock source and level translation for 5 V systems | Choose only if migrating to 3.3 V infrastructure and accepting added board complexity for clock generation |
Compared with SCC2681AC1A44,529, the SCC2692AC1A44 extends environmental resilience while maintaining pin and register compatibility, whereas the TL16C550CPTR trades legacy 5 V simplicity for modern power efficiency at the cost of external clock dependency and voltage translation.
Availability
SCC2681AC1A44,529 is available at Aetrix Electronics and suitable for industrial serial gateways, legacy equipment interface modules, multi-drop terminal controllers, and embedded test instruments requiring stable component supply across extended production lifecycles.
Supply support for SCC2681AC1A44,529 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with heritage in Philips' analog and mixed-signal product lines.
The SCC2681AC1A44,529 belongs to NXP's legacy communications interface portfolio, designed specifically for robust, long-lifecycle embedded systems requiring dual asynchronous serial channels with minimal external components.
FAQ
What is the maximum supported baud rate for each channel of the SCC2681AC1A44,529?
The SCC2681AC1A44,529 supports a maximum baud rate of 115.2 kbaud per channel. This is achieved using the internal baud rate generator with a 3.6864 MHz crystal or external clock. The device offers 22 fixed rates and allows derivation of non-standard rates via its 16-bit programmable counter/timer, making the SCC2681AC1A44,529 suitable for both standard and proprietary serial protocols.
Does the SCC2681AC1A44,529 include an on-chip crystal oscillator?
Yes, the SCC2681AC1A44,529 integrates a crystal oscillator circuit that operates directly from a 3.6864 MHz crystal connected between X1/CLK and X2 pins. This eliminates the need for external oscillator components and simplifies board layout. The SCC2681AC1A44,529 also accepts an external clock signal at X1/CLK if preferred, providing flexibility in system clock architecture.
How does the SCC2681AC1A44,529 handle flow control between devices?
The SCC2681AC1A44,529 supports hardware flow control via dedicated RTS/CTS pins (OP0/OP1 for Channel A, OP1/IP1 for Channel B). When enabled, the DUART automatically deactivates its transmitter when the remote receiver's buffer is full. This behavior is implemented in hardware, reducing software overhead. The SCC2681AC1A44,529 also provides RxRDY/FFULL status flags and interrupt capability for software-managed flow control.
Can the SCC2681AC1A44,529 operate with different data formats on each channel?
Yes, the SCC2681AC1A44,529 allows independent programming of data format per channel-including 5–8 data bits, odd/even/no parity, and 1/1.5/2 stop bits in 1/16-bit increments. This enables one channel to use 7E1 for legacy equipment while the other uses 8N1 for modern peripherals. All format settings are stored in separate mode registers (MR1A/MR2A and MR1B/MR2B), ensuring true channel isolation in the SCC2681AC1A44,529.
What is the purpose of the 7-bit input port and 8-bit output port on the SCC2681AC1A44,529?
The 7-bit input port (IP0–IP6) and 8-bit output port (OP0–OP7) provide general-purpose I/O with enhanced functionality: IP pins support change-of-state detection for wake-up events, while OP pins offer individual bit set/reset control and can be assigned as RTS/CTS, TxRDY/RxRDY, or counter/timer interrupts. In the SCC2681AC1A44,529, these ports reduce reliance on external GPIO expanders and simplify system-level control signaling.
SCC2681AC1A44,529 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
SCC2681AC1A44,529 FAQ
1.How can I place an order for SCC2681AC1A44,529 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2681AC1A44,529 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2681AC1A44,529 reliable?
The price and inventory of SCC2681AC1A44,529 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2681AC1A44,529 is usually 5 days.
3.What payment methods are accepted for SCC2681AC1A44,529?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2681AC1A44,529 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2681AC1A44,529?
SCC2681AC1A44,529 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2681AC1A44,529 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2681AC1A44,529?
For technical support, including SCC2681AC1A44,529 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2681AC1A44,529 requirements.
6.How does Aetrix verify that SCC2681AC1A44,529 is sourced from the original manufacturer or authorized distributors?
All SCC2681AC1A44,529 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2681AC1A44,529 meets industry standards.
7.What is the process for return or replacement of SCC2681AC1A44,529?
All SCC2681AC1A44,529 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2681AC1A44,529, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2681AC1A44,529 part is unused and in its original packaging.
Return procedure for SCC2681AC1A44,529:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2681AC1A44,529 Tags
-
SC16IS741AIPWJ
NXP Semiconductors
-
TL16C550CPTR
Texas Instruments
-
TL16C550CIPTR
Texas Instruments
-
SC16C752BIB48,128
NXP Semiconductors
-
ST16C2550CQ48-F
MaxLinear, Inc.
-
ST16C2550CJ44-F
MaxLinear, Inc.
-
ST16C2552CJ44-F
MaxLinear, Inc.
-
ST16C1550IQ48-F
MaxLinear, Inc.
-
ST16C2550IQ48-F
MaxLinear, Inc.
-
ST16C554DIQ64-F
MaxLinear, Inc.
-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
