NXP Semiconductors SCC2681AE1A44,518
- Part No.:
- SCC2681AE1A44,518
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
SCC2681AE1A44,518.pdf
- Description:
- IC DUART 1MBPS 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:1,388
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2681AE1A44 from NXP Semiconductors (formerly Philips) is an industrial-grade dual universal asynchronous receiver/transmitter (DUART) IC providing two independent full-duplex serial channels in a 44-pin PLCC package. It supports programmable data formats (5–8 data bits, odd/even/no parity, 1/1.5/2 stop bits), 22 fixed baud rates up to 115.2 kbaud, and independent Rx/Tx clock selection via on-chip crystal oscillator (3.6864 MHz), programmable 16-bit counter/timer, or external 1×/16× clocks. It is used in legacy industrial control systems requiring robust RS-232/422/485 interface expansion with hardware flow control and interrupt-driven I/O.
For engineers reviewing the SCC2681AE1A44 datasheet, SCC2681AE1A44 pinout, SCC2681AE1A44 application, or SCC2681AE1A44 equivalent, key selection considerations include its industrial temperature range (–40 °C to +85 °C), 44-pin PLCC package with 7-bit input port and 8-bit output port, quadruple receiver buffering, automatic RTS/CTS handshaking, and support for multidrop wake-up mode - all critical for deterministic serial communication in embedded automation and telecom infrastructure.
Technical Context
The SCC2681AE1A44 integrates two independent UART channels sharing a single 8-bit bidirectional data bus (D0–D7), address decoding (A0–A3), and chip enable (CEN) logic. Each channel features separate baud rate generators with selectable 16× or 1× clock outputs, enabling dual-speed operation - e.g., Channel A at 9600 baud for local console, Channel B at 115.2 kbaud for high-speed modem link.
Its timing subsystem includes an on-chip crystal oscillator (X1/CLK, X2), a 16-bit programmable counter/timer with three operating modes (timer, counter, timeout), and four clock selectors that route timing sources independently to each Rx/Tx path. The interrupt system uses a single active-low open-drain INTRN output with eight maskable conditions and optional discrete interrupt routing via OP3–OP7 pins for DMA-ready or TxRDY/RxRDY signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temperature | –40 °C to +85 °C - qualified for industrial environments without derating. |
| Supply Voltage | +5 V ± 10% - compatible with standard TTL/CMOS logic rails and tolerant of noisy power domains. |
| Baud Rate Range | 50 to 115.2 kbaud - covers legacy modems, terminal servers, and point-of-sale peripherals. |
| Receiver Buffering | Quadruple-buffered - reduces CPU interrupt overhead and prevents overrun in bursty traffic. |
| Data Format Flexibility | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits - supports legacy protocols like IBM 3270, DEC VT100, and custom telemetry framing. |
| Interrupt Architecture | Single INTRN with 8 maskable sources + up to 6 wire-ORable discrete outputs (OP3–OP7) - enables priority-based servicing and direct DMA triggering. |
| Crystal Oscillator | On-chip 3.6864 MHz oscillator - eliminates external crystal driver circuitry and simplifies board layout. |
Pinout & Package
SCC2681AE1A44 is housed in a 44-pin plastic leaded chip carrier (PLCC44, SOT187-2) with J-lead configuration, suitable for surface-mount assembly and socketed prototyping. Pin 1 is marked by index corner; leads are arranged in a square grid with 0.05-inch pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D7 (Pins 16–21, 25–28) | Bidirectional Data Bus | Transfers commands, status, and serial data between CPU and DUART; D0 = LSB; 3-state when CEN HIGH. |
| A0–A3 (Pins 2, 4, 6, 7) | Address Inputs | Select internal registers (MR, CSR, IMR, ISR, OPR, etc.) during read/write cycles. |
| RDN / WRN / CEN (Pins 10, 9, 39) | Bus Control Strobes | Enable read (RDN), write (WRN), and chip select (CEN); all active-low, compatible with 8080-style microprocessor buses. |
| RxDA / RxDB (Pins 35, 11) | Serial Input Channels | Asynchronous receive inputs for Channel A and B; accept mark/space logic with built-in false start bit detection. |
| TxDA / TxDB (Pins 33, 13) | Serial Output Channels | Full-duplex transmit outputs; support auto 485 turn-around via OP0/OP1 when configured as RTSN. |
| OP0–OP7 (Pins 32, 14, 31, 15, 30, 16, 29, 17) | Programmable Output Port | 8-bit general-purpose outputs; individually set/reset; configurable as status/interrupt/DMA signals or RTS/CTS control. |
| IP0–IP6 (Pins 8, 5, 40, 3, 43, 42, 41) | Programmable Input Port | 7-bit input port with change-of-state detection on IP0–IP3; internal 1–4 µA pull-ups eliminate external resistors. |
| X1/CLK / X2 (Pins 36, 37) | Clock Source Interface | Connects to 3.6864 MHz crystal or external clock; X1 accepts 1.0–4.0 MHz input; X2 is crystal load capacitor node. |
| RESET (Pin 38) | Hardware Reset | Active-high signal that clears registers, stops timer, disables transmitters, and sets OP0–OP7 HIGH. |
| INTRN (Pin 24) | Interrupt Request | Open-drain active-low output; asserts on any unmasked condition (RxRDY, TxRDY, break, COS, etc.). |
| VCC / GND (Pins 44, 22) | Power Supply | +5 V ± 10% supply and ground; ICC ≤ 10 mA typical under full operation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Enables simultaneous RS-232 console + RS-485 fieldbus interface on one IC, reducing component count and PCB area. |
| Quadruple receiver buffering | Allows up to four characters per channel to be stored before CPU service, minimizing lost data in interrupt-latency-sensitive applications. |
| Independent Rx/Tx baud rate selection | Supports asymmetric communication - e.g., Channel A receives at 19.2 kbaud while transmitting at 9600 baud for protocol translation gateways. |
| Auto 485 turn-around on OP0/OP1 | Eliminates external direction-control logic by automatically toggling RTSN outputs based on transmit activity - essential for half-duplex bus arbitration. |
| Multidrop wake-up mode | Enables low-power listening on shared lines; device wakes only on valid address-break sequences, extending battery life in remote nodes. |
| Change-of-state detection on IP0–IP3 | Provides hardware edge-triggered interrupts for front-panel buttons or sensor state changes without CPU polling overhead. |
Applications
| Industrial PLC Serial Gateway | Legacy Terminal Server |
|---|---|
Use Scenario: Connecting Modbus RTU field devices to a central controller over RS-485 using one DUART channel, while the second channel handles local HMI debugging via RS-232. IC Role / Device Role / Timing Role: SCC2681AE1A44 acts as dual-channel serial bridge with hardware RTS/CTS flow control, auto 485 turn-around, and quadruple buffering to absorb bursty sensor data. Use Value: Eliminates need for two discrete UARTs and external direction-control logic, reducing BOM cost and improving timing determinism in cyclic scan-based PLC firmware. | Use Scenario: Adding two serial ports to an x86-based terminal server supporting VT100 emulation and dial-in modem access. IC Role / Device Role / Timing Role: SCC2681AE1A44 provides full-duplex asynchronous framing, 115.2 kbaud support, and interrupt-driven character handling for concurrent telnet and PPP sessions. Use Value: Enables reliable character-level I/O with minimal CPU intervention due to quadruple buffering and maskable interrupt sources - critical for multi-user session stability. |
| Telecom Line Card Interface | Medical Device Diagnostic Port |
Use Scenario: Providing out-of-band management and firmware update capability on a T1/E1 line card via dedicated serial debug port and in-band alarm reporting channel. IC Role / Device Role / Timing Role: SCC2681AE1A44 serves as dual-role UART: Channel A handles ASCII command-line diagnostics; Channel B monitors alarm relay status via IP inputs with COS interrupt. Use Value: Integrates serial I/O and GPIO monitoring in one industrial-qualified IC, meeting NEBS Level 3 thermal and ESD requirements without additional support components. | Use Scenario: Supporting FDA-compliant diagnostic logging and technician maintenance interface in infusion pumps and patient monitors. IC Role / Device Role / Timing Role: SCC2681AE1A44 delivers galvanically isolated RS-232 communication (via external optocouplers) with precise timing control, break detection, and error flagging for audit-trail integrity. Use Value: Meets IEC 62304 software safety requirements through deterministic interrupt latency, hardware parity/framing error detection, and fail-safe reset behavior on power-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2691AE1A44 | Same pinout and register map; adds enhanced FIFO (16-byte depth per channel) and improved noise immunity on IP inputs. | Better suited for high-noise factory floors where Rx overrun risk exceeds quadruple buffering capacity. | Select SCC2691AE1A44 only if FIFO depth > 4 bytes is required; otherwise SCC2681AE1A44 offers identical functionality at lower cost. |
| TL16C550CPTR | 16-byte FIFO, 1.8/3.3/5 V operation, but no integrated crystal oscillator or counter/timer; requires external clock source. | Lacks multidrop wake-up, COS detection, and auto 485 turn-around - needs external logic for those functions. | Choose TL16C550CPTR for modern low-voltage designs with existing clock infrastructure; retain SCC2681AE1A44 for self-contained, crystal-based industrial systems. |
Compared with SCC2691AE1A44 and TL16C550CPTR, the SCC2681AE1A44 uniquely combines industrial temperature rating, on-chip oscillator, programmable counter/timer, and hardware flow control in a single PLCC package - making it optimal for cost-sensitive, space-constrained legacy upgrades where external clocking or FIFO expansion is unnecessary.
Availability
SCC2681AE1A44 is available at Aetrix Electronics and suitable for industrial automation, telecom infrastructure, and medical device manufacturing requiring stable component supply across extended product lifecycles.
Supply support for SCC2681AE1A44 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications. Formerly Philips Semiconductors, it maintains legacy product support with full documentation and long-term availability commitments.
The SCC2681AE1A44 belongs to NXP's legacy communications IC portfolio, designed specifically for industrial serial interface expansion where reliability, deterministic timing, and backward compatibility with 8-bit microprocessor buses are essential.
FAQ
What is the maximum baud rate supported by the SCC2681AE1A44?
The SCC2681AE1A44 supports 22 fixed baud rates up to 115.2 kbaud. Its baud rate generator derives timing from the on-chip 3.6864 MHz crystal oscillator or external clock, producing 16× oversampled clocks. Non-standard rates can also be achieved using the programmable 16-bit counter/timer, allowing precise tuning within the same upper limit. This makes the SCC2681AE1A44 suitable for both legacy terminal interfaces and higher-speed modem links.
Does the SCC2681AE1A44 include an integrated crystal oscillator?
Yes, the SCC2681AE1A44 includes an on-chip crystal oscillator circuit. Pins X1/CLK and X2 are designed for direct connection to a 3.6864 MHz parallel-resonant crystal. When used, this eliminates the need for an external oscillator module or discrete inverter-based clock generator. The oscillator drives the baud rate generator, counter/timer, and internal logic - ensuring synchronous, jitter-free timing critical for error-free serial communication in the SCC2681AE1A44.
How does hardware flow control work on the SCC2681AE1A44?
Hardware flow control on the SCC2681AE1A44 is implemented via programmable RTS/CTS signals on OP0/OP1 (RTSAN/RTSBN) and IP0/IP1 (CTSAN/CTSBN). When enabled, the DUART automatically deasserts RTS upon receiver buffer fill and halts transmission when CTS goes HIGH. These pins support auto 485 turn-around and can be configured as open-drain outputs requiring external pull-ups. This ensures deterministic, zero-software-overhead handshaking - a core capability of the SCC2681AE1A44 in industrial serial networks.
Can the SCC2681AE1A44 operate with a single +5 V supply?
Yes, the SCC2681AE1A44 operates from a single +5 V ± 10% supply (VCC = Pin 44, GND = Pin 22). Its CMOS process ensures low power consumption (ICC ≤ 10 mA typical), and all I/O pins are 5 V tolerant with defined VIH/VIL thresholds. This simplifies power design in legacy systems using standard 5 V rails and avoids level-shifting components - a key advantage of the SCC2681AE1A44 in retrofit and industrial control applications.
What is the purpose of the 7-bit input port (IP0–IP6) on the SCC2681AE1A44?
The 7-bit input port (IP0–IP6) on the SCC2681AE1A44 serves dual roles: as general-purpose digital inputs or as dedicated control signals (e.g., CTS, external clock, TxCA/RxCA). IP0–IP3 feature change-of-state detection with interrupt capability, enabling hardware-triggered responses to front-panel switches or sensor edges. All inputs include internal 1–4 µA pull-up resistors, eliminating external biasing. This integrated flexibility reduces external component count and enhances real-time responsiveness - a defining feature of the SCC2681AE1A44 in embedded control.
SCC2681AE1A44,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
SCC2681AE1A44,518 FAQ
1.How can I place an order for SCC2681AE1A44,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2681AE1A44,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2681AE1A44,518 reliable?
The price and inventory of SCC2681AE1A44,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2681AE1A44,518 is usually 5 days.
3.What payment methods are accepted for SCC2681AE1A44,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2681AE1A44,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2681AE1A44,518?
SCC2681AE1A44,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2681AE1A44,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2681AE1A44,518?
For technical support, including SCC2681AE1A44,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2681AE1A44,518 requirements.
6.How does Aetrix verify that SCC2681AE1A44,518 is sourced from the original manufacturer or authorized distributors?
All SCC2681AE1A44,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2681AE1A44,518 meets industry standards.
7.What is the process for return or replacement of SCC2681AE1A44,518?
All SCC2681AE1A44,518 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2681AE1A44,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2681AE1A44,518 part is unused and in its original packaging.
Return procedure for SCC2681AE1A44,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2681AE1A44,518 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)