NXP Semiconductors SCC2691AC1A28,602
- Part No.:
- SCC2691AC1A28,602
- Manufacturer:
- NXP Semiconductors
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
SCC2691AC1A28,602.pdf
- Description:
- IC UART SINGLE 28-PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,446
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2691AC1A28 from NXP Semiconductors (formerly Philips Semiconductors) is a CMOS-LSI universal asynchronous receiver/transmitter (UART) providing full-duplex serial communication with quadruple-buffered receiver, independent receiver/transmitter baud rate selection, and 16-bit programmable counter/timer. It operates from a single +5 V supply, supports 5–8 data bits with parity, and targets industrial terminal systems requiring dual-speed channel operation.
For engineers reviewing the SCC2691AC1A28 datasheet, SCC2691AC1A28 pinout, SCC2691AC1A28 application, or SCC2691AC1A28 equivalent, key selection criteria include its 28-pin PLCC package, TTL-compatible I/O, 18 fixed baud rates up to 115.2 kbaud, power-down mode reducing current to 500 µA, and support for automatic RTS flow control via MPI/MPO handshaking.
Technical Context
The SCC2691AC1A28 implements a fully integrated UART with independent clock selectors for receiver and transmitter, enabling simultaneous operation at different baud rates-critical for clustered terminal or multi-processor address-frame wake-up applications. Its 16-bit counter/timer serves both as baud rate source and general-purpose timing resource, configurable via auxiliary control register (ACR) bits [6:4] and output-selectable on MPO.
Receiver architecture includes a 3-deep FIFO with status-strobed parity/framing/overrun detection per character, false start bit rejection, and line break generation/detection. Transmitter supports automatic break insertion, local/remote loopback modes, and TxRDY signaling-all accessible via eight memory-mapped registers selected by A0–A2 under CEN/WRN/RDN control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rates | 18 fixed rates (50–115.2 kbaud); also non-standard via 16-bit counter/timer or external 1X/16X clock |
| Data Format | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits programmable in 1/16-bit increments |
| Receiver Buffering | Quadruple-buffered (3-character FIFO + shift register), reducing interrupt overhead and overrun risk |
| Power Supply | +5 V ±10%; active current ≤2.5 mA (industrial), power-down current ≤500 µA |
| Operating Temperature | –40°C to +85°C (industrial grade) |
| Package | 28-pin Plastic Leaded Chip Carrier (PLCC), SOT261-2 footprint |
| Interrupt Logic | Single open-drain INTRN output with seven maskable sources including RxRDY, TxRDY, and MPI change |
Pinout & Package
SCC2691AC1A28 is housed in a 28-pin Plastic Leaded Chip Carrier (PLCC) package with J-lead configuration, compatible with standard PLCC sockets and reflow soldering profiles for industrial PCB assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D7 | Data Bus I/O | 8-bit bidirectional TTL-compatible bus; transfers registers, commands, and status under CEN/WRN/RDN control |
| CEN | Chip Enable Input | Active-low enable for data bus access; places D0–D7 in high-impedance state when deasserted |
| WRN / RDN | Write/Read Strobe Inputs | Edge-triggered controls for register write (trailing edge) and read (leading edge) cycles |
| A0–A2 | Address Inputs | Select one of eight register addresses (MR1/MR2, SR, CSR, RHR/THR, ISR/IMR, CTU/CTUR, CTL/CTLR) |
| RESET | Master Reset Input | Active-high clears SR, IMR, ISR, resets mode pointer to MR1, and disables Tx/Rx |
| INTRN | Interrupt Request Output | Open-drain active-low signal indicating pending interrupt; requires external pull-up resistor |
| X1/CLK & X2 | Clock Inputs | Support crystal (3.6864 MHz typical) or external clock; oscillator enables internal baud rate generator and timer |
| RxD / TxD | Serial I/O | Asynchronous receive input and transmit output; TTL-level, marking-high idle, LSB-first framing |
| MPI / MPO | Multi-Purpose I/O | MPI accepts CTSN, CTCLK, or RTCLK; MPO outputs RTSN, C/TO, TxC1X/16X, RxC1X/16X, TxRDY, or RxRDY/FFULL |
| VCC / GND | Power Supply | +5 V supply and ground pins; decoupling recommended near package for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Independent Baud Rate Control | Receiver and transmitter each select from 18 fixed rates, counter/timer-derived rates, or external clocks-enabling dual-speed channel use without external logic |
| Quadruple-Buffered Receiver | 3-character FIFO plus shift register minimizes overrun in interrupt-driven systems and reduces CPU polling frequency |
| Hardware Flow Control | MPO-configurable RTSN output auto-negates when FIFO fills and reasserts on space availability-eliminates software handshaking latency |
| Multi-Processor Address Wake-Up | Configurable A/D bit and address-frame recognition allow selective CPU wake-up in multi-drop networks, cutting system standby power |
| Low-Power Mode | Oscillator freeze preserves register contents while reducing ICCD to ≤500 µA-ideal for battery-backed or energy-constrained terminals |
| TTL Compatibility | Full 5 V TTL input thresholds (VIL = 0.8 V, VIH = 2.0 V) and output drive (VOL = 0.4 V @ 2.4 mA) ensure direct interfacing with legacy microcontrollers |
Applications
| Industrial Terminal Systems | Multi-Drop Serial Networks |
|---|---|
Use Scenario: Clustered point-of-sale terminals sharing a central host via RS-232/422 links with varying line speeds. IC Role / Device Role / Timing Role: UART interface managing independent Rx/Tx baud rates per port, synchronizing with host clock via external 16X reference. Use Value: Eliminates need for separate clock dividers or dual-UART ICs-reducing BOM count and PCB area in space-constrained enclosures. |
Use Scenario: Factory-floor PLCs communicating over long-haul RS-485 with remote sensors using address-based polling. IC Role / Device Role / Timing Role: Asynchronous serial controller implementing address-frame wake-up to minimize slave node power consumption. Use Value: Enables >90% duty-cycle sleep for unaddressed nodes-extending battery life in wireless sensor gateways without sacrificing real-time responsiveness. |
| Legacy Equipment Retrofit | Embedded Diagnostic Interfaces |
Use Scenario: Upgrading aging CNC machine controllers with modern microprocessors while retaining original RS-232 debug ports. IC Role / Device Role / Timing Role: Drop-in UART replacement supporting identical 5–8N1/2 framing, hardware RTS/CTS, and 115.2 kbaud max rate. Use Value: Maintains full backward compatibility with existing firmware and host-side drivers-avoiding costly software revalidation. |
Use Scenario: Medical device service ports requiring secure, low-bandwidth firmware updates and real-time log streaming. IC Role / Device Role / Timing Role: Full-duplex serial bridge with break detection, parity error reporting, and Rx FIFO status for robust field diagnostics. Use Value: Provides deterministic error capture (framing/parity/overrun) and timestamp-ready status flags-accelerating root-cause analysis during maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2692AC1A28 | Dual-channel version with two independent UART cores sharing one 28-pin PLCC package and common bus interface | Reduces board space in systems requiring two serial ports but increases register addressing complexity | Select when consolidating two serial interfaces onto one IC; not suitable for single-port designs due to pinout and control overhead |
| SCN2681C1A28 | Pin-compatible predecessor with identical PLCC-28 footprint but only 12 fixed baud rates and no counter/timer output on MPO | Lacks independent Rx/Tx clock selection and hardware flow control flexibility-limits use in asymmetric link scenarios | Acceptable for cost-sensitive legacy replacements where dual-speed operation is unnecessary |
Compared with SCC2691AC1A28, SCC2692AC1A28 delivers dual-channel capability at the expense of increased software complexity, while SCN2681C1A28 offers lower cost and footprint compatibility but sacrifices baud rate flexibility and advanced handshaking-making SCC2691AC1A28 optimal for new industrial designs demanding configurability and power efficiency.
Availability
SCC2691AC1A28 is available at Aetrix Electronics and suitable for industrial terminal systems, multi-drop serial networks, legacy equipment retrofit, and embedded diagnostic interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SCC2691AC1A28 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering analog and mixed-signal design heritage.
The SCC2691AC1A28 belongs to NXP's legacy communications IC portfolio, engineered specifically for robust, low-power asynchronous serial interfacing in harsh industrial environments where reliability, long-term availability, and TTL compatibility are critical.
FAQ
What is the maximum baud rate supported by the SCC2691AC1A28?
The SCC2691AC1A28 supports a maximum baud rate of 115.2 kbaud using either its internal 18-rate table or non-standard rates derived from the 16-bit counter/timer. External 1X or 16X clock inputs allow operation beyond this limit, constrained only by AC timing specifications such as tRXS (100 ns setup) and fRX (≤3.6864 MHz for 16X mode). The SCC2691AC1A28 achieves this while maintaining full framing integrity for 5–8 data bits, parity, and 1/1.5/2 stop bits.
Does the SCC2691AC1A28 support hardware flow control?
Yes, the SCC2691AC1A28 supports hardware flow control through its multi-purpose I/O pins. When configured via the auxiliary control register, the MPO pin outputs RTSN (Request to Send), which automatically deasserts when the 3-character receiver FIFO is full and reasserts upon space availability. The MPI pin accepts CTSN (Clear to Send) input, enabling end-to-end handshake coordination without CPU intervention-ensuring zero-character loss in high-throughput serial links.
Can the SCC2691AC1A28 operate with an external clock instead of a crystal?
Yes, the SCC2691AC1A28 can operate with an external clock applied to the X1/CLK pin, eliminating the need for a crystal and associated load capacitors. The device accepts frequencies up to 4.0 MHz (per AC specs), and the X2 pin may be left unconnected or grounded. When using external clocking, the SCC2691AC1A28 maintains full functionality-including baud rate generation, counter/timer operation, and interrupt timing-as verified in the clock timing section of the official datasheet.
What is the purpose of the quadruple-buffered receiver in the SCC2691AC1A28?
Quadruple buffering in the SCC2691AC1A28 comprises a 3-character FIFO plus the receive shift register, significantly reducing the risk of receiver overrun during burst data reception and lowering interrupt servicing frequency in CPU-limited systems. This architecture allows the host processor to service incoming characters at relaxed intervals-especially valuable in interrupt-driven embedded applications where latency must be minimized and deterministic response guaranteed for each received byte.
Is the SCC2691AC1A28 compatible with modern 3.3 V microcontrollers?
The SCC2691AC1A28 is a +5 V TTL-compatible device with input thresholds (VIL = 0.8 V, VIH = 2.0 V) and output drive levels (VOH ≥ 2.4 V @ –400 µA) that meet standard TTL specifications. Direct connection to 3.3 V microcontrollers is not recommended without level translation, as its outputs exceed 3.3 V absolute maximum ratings and its inputs require ≥2.0 V for logic high recognition. For mixed-voltage systems, the SCC2691AC1A28 should be paired with bidirectional level shifters or buffer ICs to ensure safe interoperability.
SCC2691AC1A28,602 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 1, UART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- -
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.48x11.48)
SCC2691AC1A28,602 FAQ
1.How can I place an order for SCC2691AC1A28,602 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2691AC1A28,602 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2691AC1A28,602 reliable?
The price and inventory of SCC2691AC1A28,602 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2691AC1A28,602 is usually 5 days.
3.What payment methods are accepted for SCC2691AC1A28,602?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2691AC1A28,602 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2691AC1A28,602?
SCC2691AC1A28,602 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2691AC1A28,602 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2691AC1A28,602?
For technical support, including SCC2691AC1A28,602 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2691AC1A28,602 requirements.
6.How does Aetrix verify that SCC2691AC1A28,602 is sourced from the original manufacturer or authorized distributors?
All SCC2691AC1A28,602 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2691AC1A28,602 meets industry standards.
7.What is the process for return or replacement of SCC2691AC1A28,602?
All SCC2691AC1A28,602 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2691AC1A28,602, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2691AC1A28,602 part is unused and in its original packaging.
Return procedure for SCC2691AC1A28,602:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2691AC1A28,602 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

