NXP Semiconductors SCC2691AC1D24,518
- Part No.:
- SCC2691AC1D24,518
- Manufacturer:
- NXP Semiconductors
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
SCC2691AC1D24,518.pdf
- Description:
- IC UART 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,648
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2691AC1D24,518 from NXP Semiconductors (formerly Philips Semiconductors) is a CMOS-LSI universal asynchronous receiver/transmitter (UART) providing full-duplex serial communication with quadruple-buffered receiver, independent receiver/transmitter baud rate selection, and 16-bit programmable counter/timer. It operates from a single +5 V supply, supports 5–8 data bits with parity, and targets industrial terminal systems requiring dual-speed channel operation.
For engineers reviewing the SCC2691AC1D24,518 datasheet, SCC2691AC1D24,518 pinout, SCC2691AC1D24,518 application, or SCC2691AC1D24,518 equivalent, key selection criteria include TTL-compatible 24-pin SOIC package, 22 fixed baud rates up to 115.2 kbaud, receiver FIFO overrun prevention via RTS handshaking, and power-down mode reducing current to 500 µA.
Technical Context
The SCC2691AC1D24,518 implements a fully integrated UART with independent clock selectors for receiver and transmitter paths, enabling true dual-speed operation-e.g., 9600 baud receive / 19200 baud transmit in clustered terminal systems. Its 16-bit counter/timer serves both as baud rate source and general-purpose timing resource, configurable via auxiliary control register (ACR) bits [6:4] and output-selectable on MPO.
Baud generation supports crystal (3.6864 MHz), external 1X/16X clocks, or non-standard rates derived from the programmable timer. The receiver uses 16X oversampling with false start bit detection, framing/parity/overrun error capture, and address-frame recognition mode for multi-processor wake-up-activated by MR1[4:3] = '11'.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rates | 22 fixed rates (50–115.2 kbaud); user-defined non-standard rates via 16-bit timer |
| Data Format | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits programmable in 1/16-bit increments |
| Receiver Buffer | Quadruple-buffered FIFO (3-character depth) with RxRDY/FFULL status and RTSN flow control |
| Power Supply | +5 V ±10%; active current ≤2.5 mA (industrial), power-down current ≤500 µA |
| Operating Temp | –40°C to +85°C (industrial grade); specified for stable UART operation in embedded control environments |
| Interface Logic | Fully TTL-compatible; open-drain INTRN and TxRDY/RxRDY outputs require pull-up resistors |
| Package | 24-pin plastic small outline large (SOL); 300-mil width; RoHS-compliant lead finish |
Pinout & Package
SCC2691AC1D24,518 is housed in a 24-pin plastic small outline large (SOL) package (SOT137-1), pin-compatible with industry-standard 300-mil DIP footprints but offering surface-mount reliability and thermal performance for industrial PCBs.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RDN | Active-low read strobe; initiates register read when CEN low; falling edge triggers bus transfer |
| 2 | RxD | Receiver serial input; sampled at 16X clock center for noise-immune start-bit detection |
| 3 | TxD | Transmitter serial output; idle high (marking state); LSB-first transmission with auto-inserted start/stop/parity |
| 4 | MPO | Multi-purpose output; programmable as RTSN, counter/timer output, or 1X/16X clock for Tx/Rx |
| 5 | MPI | Multi-purpose input; configurable as CTSN, CTCLK, or RTCLK; internal VCC pull-up (1–4 µA) |
| 6–8 | A0–A2 | Register address inputs; select among MR1/MR2, SR/CSR, RHR/THR, ISR/IMR, CTU/CTUR, CTL/CTLR |
| 9 | X1/CLK | Clock input; accepts 3.6864 MHz crystal or external 0–4 MHz clock; drives oscillator and timing circuits |
| 10 | X2 | Crysal second terminal; left unconnected or grounded if external clock used |
| 11 | RESET | Master reset; clears SR, IMR, ISR; sets MR pointer to MR1; forces TxD high and disables Tx/Rx |
| 12 | GND | Ground reference; common return for all digital and analog circuitry |
| 13 | INTRN | Open-drain interrupt request; asserts on 7 maskable conditions (TxRDY, RxRDY, break, MPI change, etc.) |
| 14 | CEN | Active-low chip enable; isolates D0–D7 in 3-state when high; ORed internally with RDN/WRN |
| 15–22 | D0–D7 | 8-bit bidirectional data bus; LSB-to-MSB order; transfers registers, commands, and status under WRN/RDN control |
| 23 | WRN | Active-low write strobe; latches D0–D7 into selected register on rising edge when CEN low |
| 24 | VCC | +5 V power supply; decoupling capacitor required near pin for stable operation |
Key Features
| Feature | Design Value |
|---|---|
| Independent Rx/Tx Baud Control | Enables dual-speed channel operation (e.g., host-to-terminal and terminal-to-host at different rates) without external logic |
| Quadruple-Buffered Receiver FIFO | Reduces CPU interrupt overhead and prevents overrun in burst-receive scenarios; supports RTSN handshaking |
| Programmable Counter/Timer | 16-bit down-counter/timer usable as baud source, system timer, or event generator; output routable to MPO |
| Multi-Processor Address Mode | Wakes remote CPUs only on matching address frames-reducing polling overhead in distributed industrial networks |
| Low-Power Mode | Oscillator freeze preserves register contents while cutting supply current to ≤500 µA-critical for battery-backed systems |
| TTL-Compatible I/O | Direct interface to legacy 5 V microcontrollers and peripherals without level-shifting components |
Applications
| Industrial Terminal Systems | Legacy Equipment Interface |
|---|---|
|
Use Scenario: Clustered point-of-sale terminals sharing a central controller with asymmetric data flow (e.g., frequent status uploads, infrequent command downloads). IC Role / Device Role / Timing Role: SCC2691AC1D24,518 acts as dual-speed UART bridge-receiving at 19.2 kbaud while transmitting at 9.6 kbaud using independent clock selectors. Use Value: Eliminates need for two discrete UARTs or external clock dividers, reducing BOM count and PCB area by 35%. |
Use Scenario: Retrofitting RS-232 communication into aging PLC backplanes lacking native UART support. IC Role / Device Role / Timing Role: SCC2691AC1D24,518 provides TTL-level serial interface with hardware flow control (RTSN/CTSN) and 16X sampling for noise immunity in electrically noisy factory floors. Use Value: Enables reliable 115.2 kbaud operation over 15 m cables without external line drivers or software-based bit-banging. |
| Multi-Processor Industrial Networks | Embedded Diagnostic Port |
|
Use Scenario: Distributed sensor nodes in a CAN-to-serial gateway where only addressed nodes process broadcast traffic. IC Role / Device Role / Timing Role: SCC2691AC1D24,518 operates in address-frame recognition mode (MR1[4:3]='11'), waking CPU only on valid station address. Use Value: Reduces average node current draw by 62% versus continuous polling-extending battery life in wireless sensor deployments. |
Use Scenario: Field-service debug port on medical imaging equipment requiring secure, low-bandwidth firmware updates and log retrieval. IC Role / Device Role / Timing Role: SCC2691AC1D24,518 delivers robust serial diagnostics with break detection, framing error reporting, and power-down mode for standby security. Use Value: Supports ISO 13485-compliant traceability via timestamped UART logs stored in non-volatile memory during maintenance cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2692AC1D24 | Pin-compatible upgrade with enhanced FIFO (16-byte depth vs. 3-byte), additional interrupt sources, and extended baud range (up to 230.4 kbaud) | Required for high-throughput diagnostic logging or protocol bridging where >3 character buffering causes latency | Select SCC2692AC1D24 when migrating to higher data rates or needing deeper receive buffering without layout change |
| MAX3100EAP+ | SPI interface instead of parallel bus; integrated ±15 kV ESD protection; operates from +2.7 V to +5.5 V | Suitable for space-constrained, low-voltage, or ESD-prone environments where parallel bus routing is impractical | Choose MAX3100EAP+ for new designs prioritizing SPI simplicity, wide voltage range, or robustness in handheld medical devices |
Compared with SCC2691AC1D24,518, SCC2692AC1D24 offers greater buffer depth and speed for modern firmware update protocols, while MAX3100EAP+ trades parallel interface complexity for SPI integration and ESD resilience-making each optimal for distinct architecture trade-offs.
Availability
SCC2691AC1D24,518 is available at Aetrix Electronics and suitable for industrial terminal systems, legacy equipment interface, multi-processor networks, and embedded diagnostic ports requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SCC2691AC1D24,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering high-performance mixed-signal solutions for automotive, industrial, and IoT applications, with roots in Philips Semiconductors' pioneering communications IC portfolio.
The SCC2691AC1D24,518 belongs to NXP's legacy UART product line designed specifically for industrial-grade serial communication in harsh environments-emphasizing reliability, wide temperature operation, and backward compatibility with 1980s–1990s embedded systems.
FAQ
What is the maximum baud rate supported by the SCC2691AC1D24,518?
The SCC2691AC1D24,518 supports up to 115.2 kbaud using its internal baud rate generator or external clock inputs. Non-standard rates can be achieved via the 16-bit programmable counter/timer, with timing constraints limiting practical operation to ≤115.2 kbaud under standard 3.6864 MHz crystal drive. The device does not support rates beyond this limit in production-tested configurations.
Does the SCC2691AC1D24,518 support automatic hardware flow control?
Yes, the SCC2691AC1D24,518 supports automatic RTS/CTS flow control. When configured via the auxiliary control register, the MPO pin functions as RTSN and is automatically negated when the 3-character receiver FIFO becomes full. It reasserts when space becomes available-enabling seamless handshaking with external modems or transceivers without CPU intervention.
Can the SCC2691AC1D24,518 operate with an external clock instead of a crystal?
Yes, the SCC2691AC1D24,518 accepts an external clock signal on the X1/CLK pin, ranging from 0 to 4.0 MHz. When using external clocking, X2 may be left unconnected or grounded. The device's timing circuits-including baud generation, counter/timer, and internal logic-derive all timing references directly from this input, eliminating crystal load capacitance requirements.
What is the function of the MPI pin on the SCC2691AC1D24,518?
The MPI pin on the SCC2691AC1D24,518 is a multi-purpose input configurable as Clear-to-Send (CTSN), counter/timer external clock (CTCLK), or receiver/transmitter external clock (RTCLK). It features an internal VCC pull-up (1–4 µA) and is sampled synchronously to support precise timing-critical functions like external baud synchronization or event-triggered counter starts.
How does the power-down mode affect register retention in the SCC2691AC1D24,518?
In power-down mode, the SCC2691AC1D24,518 freezes the internal crystal oscillator while preserving all register contents-including mode, control, status, and counter/timer values. This allows immediate resumption of UART operation upon exit, with no reinitialization required. Current drops to ≤500 µA, making it suitable for battery-backed diagnostic or watchdog applications.
SCC2691AC1D24,518 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 1, UART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- -
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SO
SCC2691AC1D24,518 FAQ
1.How can I place an order for SCC2691AC1D24,518 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2691AC1D24,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2691AC1D24,518 reliable?
The price and inventory of SCC2691AC1D24,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2691AC1D24,518 is usually 5 days.
3.What payment methods are accepted for SCC2691AC1D24,518?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2691AC1D24,518 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2691AC1D24,518?
SCC2691AC1D24,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2691AC1D24,518 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2691AC1D24,518?
For technical support, including SCC2691AC1D24,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2691AC1D24,518 requirements.
6.How does Aetrix verify that SCC2691AC1D24,518 is sourced from the original manufacturer or authorized distributors?
All SCC2691AC1D24,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2691AC1D24,518 meets industry standards.
7.What is the process for return or replacement of SCC2691AC1D24,518?
All SCC2691AC1D24,518 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2691AC1D24,518, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2691AC1D24,518 part is unused and in its original packaging.
Return procedure for SCC2691AC1D24,518:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2691AC1D24,518 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

