NXP Semiconductors SCC2691AE1A28,512
- Part No.:
- SCC2691AE1A28,512
- Manufacturer:
- NXP Semiconductors
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
SCC2691AE1A28,512.pdf
- Description:
- IC UART CMOS LSI 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2691AE1A28 from NXP Semiconductors (formerly Philips Semiconductors) is a CMOS-LSI universal asynchronous receiver/transmitter (UART) with full-duplex operation, quadruple-buffered receiver FIFO, and independent programmable baud rate generation for transmitter and receiver. It supports 5–8 data bits, odd/even/no parity, 1/1.5/2 stop bits, and operates at +5 V over –40°C to +85°C. Used in industrial serial communication interfaces requiring dual-speed channel support and low-power operation.
For engineers reviewing the SCC2691AE1A28 datasheet, SCC2691AE1A28 pinout, SCC2691AE1A28 application, or SCC2691AE1A28 equivalent, key selection criteria include its 28-pin PLCC package, TTL-compatible 8-bit parallel bus interface, independent 16-bit counter/timer, crystal oscillator integration, and support for automatic RTS flow control via MPI/MPO handshaking.
Technical Context
The SCC2691AE1A28 implements a fully synchronous internal timing architecture with an on-chip crystal oscillator (3.6864 MHz nominal), dual-path baud rate selection (18 fixed rates up to 115.2 kbaud plus user-defined via 16-bit counter/timer), and independent clock selectors for Rx and Tx paths. Its receiver uses 16X oversampling with false start bit detection and break condition handling.
It features a three-level deep FIFO with RxRDY/FFULL status signaling, programmable channel modes (normal, auto-echo, local/remote loopback), and seven maskable interrupt sources routed to a single open-drain INTRN output. The auxiliary control register (ACR) enables dynamic reconfiguration of MPO as RTSN, TxC1X/TxC16X, RxC1X/RxC16X, C/TO, TxRDY, or RxRDY/FFULL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rate Range | 50 to 115.2 kbaud; supports non-standard rates via 16-bit counter/timer - enables custom serial protocols beyond standard RS-232/422. |
| Data Format | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits in 1/16-bit increments - ensures compatibility with legacy and proprietary framing schemes. |
| Receiver FIFO Depth | 3-character quadruple-buffered queue with RxRDY/FFULL flags - reduces CPU interrupt overhead and prevents overrun in burst-mode reception. |
| Power Supply | +5 V ±10%; active current ≤2.5 mA (industrial temp), power-down current ≤500 µA - suitable for always-on embedded systems with sleep-aware firmware. |
| Operating Temperature | –40°C to +85°C - qualified for industrial automation, motor drives, and outdoor telemetry equipment. |
| Package | 28-pin PLCC (SOT261-2); lead pitch 1.27 mm, body size 11.5 × 11.5 mm - surface-mount compatible with automated assembly and thermal cycling reliability. |
| Interrupt Sources | 7 maskable conditions (TxRDY, TxEMT, RxRDY/FFULL, break, C/T terminal count, MPI change, MPI assertion) - allows prioritized, event-driven serial I/O without polling. |
Pinout & Package
SCC2691AE1A28 is housed in a 28-pin Plastic Leaded Chip Carrier (PLCC) package per SOT261-2, with J-lead configuration, 1.27 mm pitch, and exposed pad not present. Pin functions are validated per Philips Semiconductors datasheet SD00122 (2006 Aug 04).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D0–D7 | 8-bit bidirectional data bus | Transfers registers (THR, RHR, CSR, IMR, ISR, CTUR, etc.) under CEN/WRN/RDN control; LSB-aligned, 3-state when CEN high. |
| CEN | Chip enable | Active-low global bus isolation; enables D0–D7 access only when low - prevents bus contention in multi-peripheral systems. |
| WRN / RDN | Write/read strobe | Edge-triggered (WRN rising, RDN falling); initiates register write/read cycles synchronized to A0–A2 address decode. |
| A0–A2 | Register address select | 3-bit decoded address for 8 register groups (MR1/MR2, SR/CSR, BRG Test, RHR/THR, ISR/IMR, CTU/CTUR, CTL/CTLR, ACR). |
| INTRN | Open-drain interrupt output | Asserts low on any enabled interrupt condition; requires external pull-up - supports wired-OR interrupt sharing across multiple peripherals. |
| MPO / MPI | Multi-purpose I/O | MPO outputs RTSN, TxC clocks, C/TO, or RxRDY/FFULL; MPI inputs CTSN, CTCLK, or RTCLK - enables hardware flow control and flexible clock sourcing. |
| X1/CLK / X2 | Clock input pair | Accepts 3.6864 MHz crystal or external clock; X1/CLK also accepts 0–4 MHz logic-level input - eliminates need for external oscillator circuitry. |
| RxD / TxD | Asynchronous serial I/O | RxD samples at 16X or 1X clock; TxD shifts LSB-first with programmable start/stop/parity - direct connection to line drivers (e.g., MAX232) without protocol translation. |
Key Features
| Feature | Design Value |
|---|---|
| Independent Rx/Tx baud rate selection | Enables dual-speed channel operation (e.g., host-to-terminal command/response at 9600 bps, bulk data at 115.2 kbps) without external clock switching logic. |
| Quadruple-buffered receiver FIFO | Three-character depth with FFULL flag allows sustained receive bursts up to 3 chars before flow control activation - critical for interrupt-latency-sensitive real-time systems. |
| Programmable RTS handshake via MPI/MPO | Automatic RTS deassertion when FIFO fills, reassertion on space - eliminates software-based flow control polling and guarantees zero-receive-loss in high-throughput links. |
| 16-bit counter/timer with 8 clock sources | Configurable as baud rate source, system timer, or event counter; output routable to MPO - replaces discrete timer ICs in compact designs. |
| Multi-mode channel operation | Normal, auto-echo, local/remote loopback modes support in-system debug, protocol validation, and factory test without external cabling. |
| Power-down mode with register retention | Oscillator freeze preserves all register contents while reducing ICCD to ≤500 µA - enables wake-on-RxD or wake-on-MPI for battery-powered remote nodes. |
Applications
| Industrial PLC Serial Interface | Legacy Terminal Emulation |
|---|---|
Use Scenario: Connecting microcontroller-based PLC I/O modules to Modbus RTU master via RS-485 transceivers. IC Role / Device Role / Timing Role: UART interface translating parallel CPU data into framed RS-485 serial packets with precise 16X-sampled timing and CRC-ready byte alignment. Use Value: Quadruple buffering absorbs bursty Modbus query responses; independent baud rate selection allows simultaneous 19.2 kbaud diagnostics and 115.2 kbaud data logging. |
Use Scenario: Retrofitting vintage VT100/ANSI terminal emulation into modern embedded HMI using PS/2 or USB-to-serial bridge. IC Role / Device Role / Timing Role: Asynchronous serial endpoint generating accurate start/stop/parity timing for ANSI escape sequence parsing and keyboard echo. Use Value: Auto-echo and local loopback modes validate firmware behavior pre-deployment; 1.5-stop-bit support matches legacy terminal timing tolerances. |
| Motor Drive Communication Port | Multi-Processor Wake-Up System |
Use Scenario: Bidirectional parameter upload/download between servo drive controller and host PC over isolated RS-232 link. IC Role / Device Role / Timing Role: Full-duplex UART managing command acknowledgments and real-time fault reporting with minimal CPU intervention. Use Value: RxRDY/FFULL interrupts trigger DMA transfers; RTS-controlled flow prevents buffer overflow during rapid encoder position streaming. |
Use Scenario: Low-power sensor node network where master broadcasts address frames to selectively wake slaves. IC Role / Device Role / Timing Role: Address-frame recognition engine detecting A/D bit patterns to assert INTRN and exit power-down without continuous polling. Use Value: Address mode (MR1[4:3]=11) cuts average current by >90% vs. polling; MPI-driven wake-up ensures deterministic latency <10 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2692AE1A28 | Pin-compatible 28-pin PLCC variant with enhanced FIFO (4-level depth) and extended baud rate table (22 fixed rates). | Higher throughput in burst-mode telemetry; same industrial temp range and register set. | Select when >3-char receive buffering is required and board layout cannot change. |
| SC16C2552BIBS,112 | NXP's later-generation dual UART in 48-pin LQFP; includes FIFOs, fractional baud rate generator, and enhanced interrupt handling. | Supports two independent serial channels; requires PCB redesign but offers higher integration and lower BOM count. | Choose for new designs needing dual-channel capability or future-proofing beyond single-UART limits. |
Compared with SCC2691AE1A28, SCC2692AE1A28 delivers marginally improved receive buffering without layout impact, while SC16C2552BIBS,112 provides dual-channel flexibility at the cost of footprint and pin-count increase - both retain identical register-level programming and industrial temperature qualification.
Availability
SCC2691AE1A28 is available at Aetrix Electronics and suitable for industrial automation, motor control systems, and legacy terminal interface designs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for SCC2691AE1A28 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' analog and mixed-signal heritage.
The SCC2691 product line was designed for robust, low-power asynchronous serial communication in harsh industrial environments, emphasizing register compatibility, hardware flow control, and long-term supply stability for legacy infrastructure upgrades.
FAQ
What is the maximum supported baud rate for SCC2691AE1A28?
The SCC2691AE1A28 supports up to 115.2 kbaud using its internal baud rate generator or external 16X clock input. Non-standard rates are achievable via the 16-bit counter/timer, with timing constraints limiting practical operation to ≤115.2 kbaud under standard 3.6864 MHz crystal drive. The SCC2691AE1A28 datasheet confirms this limit in AC Electrical Characteristics (fRX/fTX = 2.0 MHz max for 16X mode).
Does SCC2691AE1A28 support automatic hardware flow control?
Yes, the SCC2691AE1A28 supports automatic RTS/CTS flow control through its MPI and MPO pins. When configured via the auxiliary control register, MPO outputs RTSN, and MPI accepts CTSN; the UART automatically negates RTSN when the 3-character receiver FIFO is full and reasserts it upon space availability. This behavior is documented in the "Receiver" section of the SCC2691AE1A28 datasheet.
What is the function of the A0–A2 pins on SCC2691AE1A28?
The A0–A2 pins on SCC2691AE1A28 serve as a 3-bit register address decoder, selecting one of eight internal register groups during CPU read/write cycles. Valid combinations include MR1/MR2 (mode registers), SR/CSR (status/clock select), RHR/THR (receive/transmit holding registers), ISR/IMR (interrupt status/mask), and CTU/CTUR (counter/timer upper registers). This mapping is defined in Table 1 of the SCC2691AE1A28 datasheet.
Can SCC2691AE1A28 operate with an external clock instead of a crystal?
Yes, the SCC2691AE1A28 can operate with an external clock applied to the X1/CLK pin, eliminating the need for a crystal. The X2 pin may be left unconnected or grounded. The device accepts 0–4 MHz logic-level clock inputs, and all internal timing-including baud generation, counter/timer, and sampling-is derived from this source. This is explicitly permitted in the "Clock Timing" section of the SCC2691AE1A28 datasheet.
What is the power consumption of SCC2691AE1A28 in power-down mode?
In power-down mode, the SCC2691AE1A28 freezes its internal oscillator while retaining all register contents, reducing supply current to ≤500 µA over the full –40°C to +85°C industrial temperature range. This value is specified in the DC Electrical Characteristics table under ICCD (power-down current) in the official SCC2691AE1A28 datasheet.
SCC2691AE1A28,512 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 1, UART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- -
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.48x11.48)
SCC2691AE1A28,512 FAQ
1.How can I place an order for SCC2691AE1A28,512 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2691AE1A28,512 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2691AE1A28,512 reliable?
The price and inventory of SCC2691AE1A28,512 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2691AE1A28,512 is usually 5 days.
3.What payment methods are accepted for SCC2691AE1A28,512?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2691AE1A28,512 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2691AE1A28,512?
SCC2691AE1A28,512 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2691AE1A28,512 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2691AE1A28,512?
For technical support, including SCC2691AE1A28,512 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2691AE1A28,512 requirements.
6.How does Aetrix verify that SCC2691AE1A28,512 is sourced from the original manufacturer or authorized distributors?
All SCC2691AE1A28,512 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2691AE1A28,512 meets industry standards.
7.What is the process for return or replacement of SCC2691AE1A28,512?
All SCC2691AE1A28,512 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2691AE1A28,512, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2691AE1A28,512 part is unused and in its original packaging.
Return procedure for SCC2691AE1A28,512:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2691AE1A28,512 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

