NXP Semiconductors SCC2692AE1B44,557
- Part No.:
- SCC2692AE1B44,557
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-QFP
- Datasheet:
-
SCC2692AE1B44,557.pdf
- Description:
- IC UART DUAL W/FIFO 44QFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2692AE1B44,557 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS-LSI asynchronous receiver/transmitter (DUART) with independent programmable baud rate control per channel, quadruple receiver buffering, and TTL-compatible +5V operation. It supports 22 fixed baud rates up to 115.2 kbaud, external 1X/16X clock inputs, and operates across -40°C to +85°C for industrial applications including legacy serial terminal interfaces and multidrop RS-232/422 systems.
For engineers reviewing the SCC2692AE1B44,557 datasheet, SCC2692AE1B44,557 pinout, SCC2692AE1B44,557 application, or SCC2692AE1B44,557 equivalent, key selection criteria include independent Rx/Tx clock sourcing, multidrop wake-up mode support, 44-pin PQFP package compatibility, and integrated counter/timer with timeout detection for flow-controlled serial links.
Technical Context
The SCC2692AE1B44,557 implements two fully independent UART channels sharing a common 8-bit bidirectional data bus, address decoding (A0–A3), and interrupt logic. Each channel features separate mode registers (MRA/MRB), control registers (CRA/CRB), and status registers (SRA/SRB), enabling simultaneous full-duplex operation with distinct data formats (5–8 data bits, odd/even/no parity, 1/1.5/2 stop bits).
Its timing subsystem integrates an on-chip crystal oscillator (X1/CLK, X2), a 16-bit programmable counter/timer, and four clock selectors that route either BRG output, C/T output, or external 1X/16X clocks to individual Rx/Tx blocks - enabling asymmetric channel speeds, such as 9600 baud on Channel A and 19.2 kbaud on Channel B in clustered terminal systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rates | 22 fixed rates (50–115.2 kbaud); non-standard user-defined via 16-bit counter/timer; external 1X/16X clock input supported per channel. |
| Data Format | Programmable per channel: 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits in 1/16-bit increments. |
| Receiver Buffering | Quadruple-buffered RHR per channel minimizes overrun risk and reduces interrupt overhead in polled systems. |
| Interrupt System | Single active-low open-drain INTRN output with eight maskable sources; OP3–OP7 configurable as discrete wire-ORable interrupt outputs. |
| Operating Voltage | +5 V ±10%; TTL-compatible I/O levels; internal pull-ups (1–4 µA) on IP0–IP6 pins eliminate need for external resistors. |
| Temperature Range | -40°C to +85°C industrial grade; validated for continuous operation under thermal stress without derating below 25°C. |
| Package | 44-pin plastic quad flat pack (PQFP), SOT307-2; lead pitch 0.8 mm; body size 10 × 10 mm. |
Pinout & Package
SCC2692AE1B44,557 is housed in a 44-pin PQFP (SOT307-2) with 0.8 mm lead pitch and 10 × 10 mm body. Pin 1 is index corner; pins are numbered counterclockwise starting from top-left.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 40–44 | A3, IP0, WRN, RDN, A0–A2, VCC, IP4–IP6, CEN, RESET, X1/CLK, X2 | Address/data control: A0–A3 select internal registers; WRN/RDN/CEN enable read/write cycles; RESET clears registers and halts C/T; X1/CLK accepts crystal or external clock; X2 completes crystal circuit. |
| 5–8, 18–22, 29–32 | RxDB, TxDB, OP1, OP3–OP7, RxDA, TxDA, OP0, OP2, OP4–OP6 | Dual-channel I/O: RxDA/RxDB accept serial input; TxDA/TxDB emit serial output; OP0–OP7 serve as general-purpose outputs or channel-specific RTS/RxRDY/TxRDY/CTCLK signals. |
| 9–17, 23–28, 33–39 | D0–D7, GND, INTRN, D0–D7, OP0–OP7, IP0–IP6 | Bus interface: D0–D7 form 8-bit bidirectional data bus; GND provides reference; INTRN signals masked interrupts; IP0–IP6 act as general inputs or CTS/TxCA/RxCA/TxCB/RxCB. |
Key Features
| Feature | Design Value |
|---|---|
| Independent Rx/Tx clocking | Each channel selects from BRG, C/T, or external 1X/16X clock - enables dual-speed operation like host-terminal and modem-link speeds on same device. |
| Multidrop wake-up mode | Supports 9-bit addressing with automatic "break detect + address match" sequence to selectively activate remote nodes without polling all units. |
| Receiver timeout detection | Counter/timer monitors idle time between received characters; asserts interrupt if gap exceeds programmed threshold - prevents buffer lockup in bursty traffic. |
| Change-of-state detection | Hardware monitors IP0–IP3 for transitions >25 µs; sets IPCR bits and optionally triggers interrupt - eliminates CPU polling for control signal edges. |
| Power-down mode | Reduces ICC to ≤10 µA while preserving register contents; exited by RESET or X1/CLK activity - extends battery life in portable serial peripherals. |
Applications
| Industrial Terminal Interface | Legacy POS System |
|---|---|
|
Use Scenario: Connecting multiple RS-232 terminals to a central controller in factory automation, where each terminal requires independent baud rate and handshaking. IC Role / Device Role / Timing Role: SCC2692AE1B44,557 acts as dual-channel serial bridge with RTS/CTS flow control, using OP0/OP1 as active-Low request-to-send outputs and IP0/IP1 as clear-to-send inputs. Use Value: Quadruple receiver buffering prevents character loss during high-throughput polling; multidrop mode reduces wiring complexity versus discrete UARTs. |
Use Scenario: Integrating barcode scanner, receipt printer, and cash drawer into a single embedded point-of-sale controller with isolated serial paths. IC Role / Device Role / Timing Role: SCC2692AE1B44,557 serves as dedicated UART hub, assigning Channel A to scanner (9600 baud), Channel B to printer (19200 baud), and using OP4/OP5 as RxRDY interrupts. Use Value: Independent baud rate generators eliminate need for external clock dividers; 44-pin PQFP footprint simplifies PCB layout versus dual-DIP solutions. |
| Modem Communication Hub | Embedded Telemetry Gateway |
|
Use Scenario: Managing simultaneous dial-up connections for remote SCADA telemetry, requiring break detection and line discipline handling. IC Role / Device Role / Timing Role: SCC2692AE1B44,557 handles AT command parsing and data framing on Channel A, while Channel B manages modem status signaling via IP2 (CTCLK) and OP2 (TxCLK). Use Value: Built-in false start bit detection and line break generation ensure robust command recognition; receiver timeout mode recovers from dropped carrier signals. |
Use Scenario: Aggregating sensor data from multiple RS-485 field devices into a cellular uplink module within oil/gas monitoring equipment. IC Role / Device Role / Timing Role: SCC2692AE1B44,557 operates in multidrop mode (9-bit) to address individual sensors; uses counter/timer to generate precise inter-character gaps required by Modbus RTU. Use Value: On-chip crystal oscillator eliminates external timing components; industrial temperature rating ensures reliability in uncontrolled outdoor enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual asynchronous receiver/transmitter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC2691AE1B44 | Single-channel version; identical pinout and register map but only Channel A functional; no Channel B signals (RxDB/TxDB/IP5/IP6/OP1/OP3–OP7 assignments unused). | Suitable only for designs requiring one UART channel with identical feature set and footprint - not drop-in for dual-channel use. | Select SCC2691AE1B44 only when board space or cost constraints justify halving channel count without redesigning layout. |
| TL16C550CPTR | Enhanced FIFO (16-byte depth vs. quadruple buffering); supports 16550-style auto-RTS/CTS; lacks multidrop mode, counter/timer, and input port change detection. | Better suited for PC-compatible UART replacement with high-speed DMA transfers; incompatible with wake-up or hardware timer-dependent protocols. | Choose TL16C550CPTR for modern embedded Linux systems needing FIFO efficiency; retain SCC2692AE1B44,557 for legacy multidrop or timer-critical industrial firmware. |
Compared with SCC2691AE1B44 and TL16C550CPTR, the SCC2692AE1B44,557 uniquely combines dual independent UARTs, hardware multidrop wake-up, and a programmable counter/timer in a single 44-pin PQFP - making it irreplaceable for deterministic serial architectures requiring synchronized channel timing and low-latency interrupt response.
Availability
SCC2692AE1B44,557 is available at Aetrix Electronics and suitable for industrial terminal interfaces, legacy POS systems, and embedded telemetry gateways requiring stable component supply, long-lifecycle support, and guaranteed industrial temperature compliance.
Supply support for SCC2692AE1B44,557 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering analog and mixed-signal IC development.
The SCC2692AE1B44,557 belongs to NXP's legacy communications interface portfolio, designed specifically for robust, low-power dual-channel serial communication in mission-critical industrial control and instrumentation systems.
FAQ
What is the maximum baud rate supported by the SCC2692AE1B44,557?
The SCC2692AE1B44,557 supports up to 115.2 kbaud using its internal baud rate generator with a 3.6864 MHz crystal. When using external 16X clock inputs, the maximum achievable rate is 125 kB/sec (1 Mbit/sec at 1X sampling), limited by AC timing parameters like tRXS and tTXD. The device does not support rates beyond this due to internal shift register and sampling constraints documented in the 1998 specification.
Does the SCC2692AE1B44,557 support automatic hardware flow control?
Yes, the SCC2692AE1B44,557 supports automatic RTS/CTS flow control. OP0 and OP1 can be configured as active-Low request-to-send outputs, while IP0 and IP1 serve as clear-to-send inputs. When CTS is enabled in the command register, transmission halts if CTS goes High mid-character and resumes only after CTS returns Low - all handled autonomously without CPU intervention.
Can the SCC2692AE1B44,557 operate without an external crystal?
Yes, the SCC2692AE1B44,557 can operate using an external clock applied to the X1/CLK pin instead of a crystal. The X2 pin may be left unconnected or grounded. The device requires a stable clock input between 0 and 4 MHz; for standard baud rates, a 3.6864 MHz source is recommended. Crystal oscillator circuitry is disabled when external clock mode is selected.
What is the function of the counter/timer in the SCC2692AE1B44,557?
The SCC2692AE1B44,557 includes a 16-bit programmable counter/timer used for three purposes: generating precise 16X baud clocks for non-standard rates, producing periodic interrupts (timer mode), or detecting receiver idle periods (timeout mode). Its output can drive OP2 or OP3, or synchronize with Rx/Tx clocks - enabling adaptive serial link behavior without external components.
Is the SCC2692AE1B44,557 pin-compatible with the SCN2681?
Yes, the SCC2692AE1B44,557 is explicitly stated in its datasheet to be compatible with the SCN2681. Both devices share identical pinouts, register maps, and electrical characteristics in the 44-pin PQFP package. Firmware written for SCN2681 operates without modification on SCC2692AE1B44,557, though the latter adds enhanced features like receiver timeout and improved interrupt flexibility.
SCC2692AE1B44,557 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-QFP
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PQFP (10x10)
SCC2692AE1B44,557 FAQ
1.How can I place an order for SCC2692AE1B44,557 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2692AE1B44,557 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2692AE1B44,557 reliable?
The price and inventory of SCC2692AE1B44,557 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2692AE1B44,557 is usually 5 days.
3.What payment methods are accepted for SCC2692AE1B44,557?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2692AE1B44,557 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2692AE1B44,557?
SCC2692AE1B44,557 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2692AE1B44,557 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2692AE1B44,557?
For technical support, including SCC2692AE1B44,557 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2692AE1B44,557 requirements.
6.How does Aetrix verify that SCC2692AE1B44,557 is sourced from the original manufacturer or authorized distributors?
All SCC2692AE1B44,557 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2692AE1B44,557 meets industry standards.
7.What is the process for return or replacement of SCC2692AE1B44,557?
All SCC2692AE1B44,557 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2692AE1B44,557, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2692AE1B44,557 part is unused and in its original packaging.
Return procedure for SCC2692AE1B44,557:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2692AE1B44,557 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

