NXP Semiconductors SCC2692AE1N28,129
- Part No.:
- SCC2692AE1N28,129
- Manufacturer:
- NXP Semiconductors
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
SCC2692AE1N28,129.pdf
- Description:
- IC DUART 1MBPS 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,484
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC2692AE1N28 from NXP Semiconductors (formerly Philips) is a dual-channel CMOS-LSI universal asynchronous receiver/transmitter (DUART) in a 28-pin plastic DIP package, operating at +5 V, supporting independent programmable baud rates up to 115.2 kbaud per channel, quadruple receiver buffering, and TTL-compatible bus interface for microprocessor systems.
For engineers reviewing the SCC2692AE1N28 datasheet, SCC2692AE1N28 pinout, SCC2692AE1N28 application, or SCC2692AE1N28 equivalent, key selection considerations include dual full-duplex UART channel independence, 16-bit counter/timer integration, multidrop wake-up mode support, and industrial temperature range (–40°C to +85°C) operation.
Technical Context
The SCC2692AE1N28 implements two fully independent UART channels (A and B), each with separate receiver and transmitter baud rate selection from 22 fixed rates (50–115.2 kbaud), external 1X/16X clock inputs, or programmable counter/timer-derived rates. Each channel supports programmable data format (5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits in 1/16-bit increments) and six operational modes including normal, automatic echo, local/remote loopback, and multidrop (9-bit/wake-up).
It integrates a 16-bit counter/timer with timer, counter, and receiver timeout modes; a 7-bit multipurpose input port with change-of-state detection on four pins; an 8-bit multipurpose output port with individual bit set/reset and configurable interrupt/status outputs; and a single active-low open-drain interrupt output (INTRN) with eight maskable sources plus optional discrete interrupt outputs on OP3–OP7.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | +5 V ±10% - single-rail TTL-compatible operation without level-shifting circuitry |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments without derating |
| Max Data Rate | 115.2 kbaud per channel - supports standard RS-232/RS-422 serial protocols |
| Receiver Buffer Depth | 4-level FIFO - reduces CPU interrupt overhead and prevents overrun in burst traffic |
| Baud Rate Sources | 22 fixed rates + counter/timer + external 1X/16X clock - enables precise non-standard timing and crystal-free configurations |
| Interrupt Architecture | Single INTRN output with 8 maskable sources + up to 6 wire-ORable discrete outputs (OP3–OP7) - flexible prioritization and system-level signal routing |
| Crystal Oscillator | On-chip 3.6864 MHz oscillator - eliminates external crystal driver circuitry; X1/CLK and X2 pins support direct crystal connection |
Pinout & Package
SCC2692AE1N28 uses a 28-pin plastic dual in-line package (DIP), SOT117-1, with 0.3-inch body width and 0.1-inch pin pitch. Pin 1 is index-corner marked; pin 22 is GND; pin 28 is VCC. All I/O pins are TTL-compatible with internal pull-ups on IP0–IP6 (1–4 µA source current).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 5, 6–8 | A0–A3, IP3, IP1, A2, A3, IP0 | Address decode and general-purpose input control lines - enable register selection and peripheral signaling without external logic |
| 9, 10 | WRN, RDN | Active-low write/read strobes - synchronous with CEN to implement standard microprocessor bus timing (tRW ≥ 225 ns) |
| 11, 13 | RxDA, TxDB | Channel A receive / Channel B transmit serial I/O - independent full-duplex paths with mark/space polarity defined (High = mark) |
| 14–17, 29–32 | OP1–OP4, OP6, OP0, OP2, OP3 | Configurable output terminals - support RTS/CTS handshaking, RxRDY/TxRDY status, counter/timer output, or general-purpose drive |
| 18, 38 | INTRN, RESET | Open-drain interrupt request / active-high hardware reset - asserts on any enabled condition; clears registers and halts channels on assertion |
| 36, 37 | X1/CLK, X2 | Crystal oscillator inputs - accept 3.6864 MHz crystal directly; X1/CLK also accepts external clock up to 4 MHz |
| 22, 28 | GND, VCC | Power supply reference and +5 V supply - decoupling required per AC specs (CL = 150 pF typical) |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Each supports unique data format, baud rate, and mode - enables asymmetric communication (e.g., host-to-terminal + terminal-to-peripheral) without software arbitration |
| Quadruple receiver buffering | Reduces interrupt frequency by 75% vs. single-buffer UARTs - critical for low-latency real-time polling or interrupt-driven embedded firmware |
| Multidrop (9-bit/wake-up) mode | Enables one master to selectively address multiple slaves via address byte detection - eliminates need for external address decoding logic |
| Programmable counter/timer | 16-bit down-counter with timer/counter/timeout modes - provides baud clock derivation, system watchdog, or receiver idle detection without external IC |
| Multi-function I/O ports | 7-bit input port with change-of-state detection + 8-bit output port with individual bit control - replaces discrete GPIO expanders in legacy control applications |
Applications
| Industrial Serial Gateway | Legacy Terminal Controller |
|---|---|
|
Use Scenario: Connecting PLCs, sensors, and HMIs over RS-232/422 links in factory automation cabinets where space and BOM count are constrained. IC Role / Device Role / Timing Role: Dual UART bridge between microcontroller and two independent serial peripherals; provides hardware flow control (RTS/CTS) and receiver timeout detection to prevent hung connections. Use Value: Eliminates need for two discrete UART ICs or FPGA logic - reduces PCB area, power, and firmware complexity while maintaining deterministic latency. |
Use Scenario: Managing keyboard, display, and printer interfaces in ruggedized point-of-sale or medical terminal units requiring long-term component availability. IC Role / Device Role / Timing Role: Central serial controller handling simultaneous keyboard scan (Channel A) and printer spooling (Channel B) with independent baud rates and framing. Use Value: Quadruple receiver buffering prevents keystroke loss during print interrupts; multidrop mode supports future expansion to auxiliary barcode scanners. |
| Telecom Line Card Interface | Test Equipment Control Hub |
|
Use Scenario: Providing serial management interfaces for multiple line cards in carrier-grade DSLAM or access concentrator chassis. IC Role / Device Role / Timing Role: Dual-channel UART with automatic echo and remote loopback for in-system diagnostics; counter/timer used for precise command response timing. Use Value: Enables concurrent firmware updates and status polling across two line cards using shared CPU bus - improves serviceability without adding processors. |
Use Scenario: Coordinating GPIB-to-serial translation, instrument triggering, and calibration log streaming in automated test benches. IC Role / Device Role / Timing Role: UART channel A handles instrument command/response; channel B manages logging over RS-232; output port drives relay controls and LED indicators. Use Value: Integrated 8-bit output port with individual bit set/reset replaces discrete latches - simplifies timing-critical relay actuation and status feedback. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCN2681AC1N28 | Pin-compatible predecessor with identical pinout and register map but no counter/timer or multidrop mode; max baud 96 kbaud | Lacks receiver timeout and wake-up functionality - unsuitable for modern multidrop or low-power idle detection use cases | Select only if legacy design reuse is mandatory and counter/timer features are unused |
| TL16C550CPFN | Enhanced FIFO (16-byte), auto RTS/CTS, and enhanced interrupt handling; requires external clock; no on-chip oscillator | Superior interrupt efficiency and flow control automation but lacks integrated crystal oscillator and multidrop mode | Prefer when high-throughput serial throughput (>115.2 kbaud) and minimal CPU intervention are priorities |
Compared with SCN2681AC1N28, SCC2692AE1N28 adds counter/timer, multidrop, and receiver timeout - enabling smarter link management. Compared with TL16C550CPFN, it trades larger FIFO for on-chip oscillator and wake-up capability - favoring self-contained, low-component-count industrial designs.
Availability
SCC2692AE1N28 is available at Aetrix Electronics and suitable for industrial serial gateways, legacy terminal controllers, telecom line card interfaces, and test equipment control hubs requiring stable component supply, long lifecycle support, and guaranteed industrial temperature operation.
Supply support for SCC2692AE1N28 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with deep heritage in legacy communications ICs acquired from Philips.
The SCC2692AE1N28 belongs to NXP's industrial communications portfolio, designed specifically for long-lifecycle embedded systems requiring robust, pin-stable UART functionality in harsh environments.
FAQ
What is the maximum supported baud rate for SCC2692AE1N28?
The SCC2692AE1N28 supports up to 115.2 kbaud per channel using its internal baud rate generator with a 3.6864 MHz crystal. Non-standard rates up to 115.2 kbaud are achievable via the programmable 16-bit counter/timer or external 1X/16X clock inputs. The device does not support rates beyond this limit, and actual performance depends on crystal tolerance and signal integrity of the serial path.
Does SCC2692AE1N28 include an on-chip crystal oscillator?
Yes, the SCC2692AE1N28 integrates a crystal oscillator circuit. Pins X1/CLK and X2 accept a 3.6864 MHz crystal directly, eliminating the need for external oscillator components. When used with crystal, the oscillator meets all AC timing requirements across the industrial temperature range (–40°C to +85°C). External clock input to X1/CLK is also supported up to 4 MHz.
How many interrupt sources does SCC2692AE1N28 support?
The SCC2692AE1N28 supports eight maskable interrupt sources routed to the single active-low INTRN output: receiver ready, transmitter ready, break detect, framing error, parity error, overrun error, counter/timer timeout, and input port change. Additionally, outputs OP3–OP7 can be configured as discrete open-drain interrupt signals - providing up to six dedicated interrupt wires for complex system partitioning.
What is the function of the 7-bit input port on SCC2692AE1N28?
The 7-bit input port (IP0–IP6) on the SCC2692AE1N28 serves dual roles: as general-purpose digital inputs or as dedicated control signals (e.g., CTS, external clocks, or counter/timer inputs). Four pins (IP0–IP3) feature change-of-state detection with 25–50 µs pulse recognition, and all pins include internal 1–4 µA pull-up resistors - enabling direct connection to open-collector or switch-based interfaces without external biasing.
Is SCC2692AE1N28 compatible with the SCN2681 family?
Yes, the SCC2692AE1N28 is explicitly stated as compatible with the SCN2681 in its official product specification. It maintains identical pinout, register mapping, and basic UART functionality while adding enhancements including a 16-bit counter/timer, multidrop (9-bit/wake-up) mode, receiver timeout, and expanded baud rate flexibility - making it a functional superset for drop-in upgrades where those features are needed.
SCC2692AE1N28,129 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 28-DIP (0.600", 15.24mm)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-DIP
SCC2692AE1N28,129 FAQ
1.How can I place an order for SCC2692AE1N28,129 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC2692AE1N28,129 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC2692AE1N28,129 reliable?
The price and inventory of SCC2692AE1N28,129 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC2692AE1N28,129 is usually 5 days.
3.What payment methods are accepted for SCC2692AE1N28,129?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC2692AE1N28,129 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC2692AE1N28,129?
SCC2692AE1N28,129 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC2692AE1N28,129 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC2692AE1N28,129?
For technical support, including SCC2692AE1N28,129 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC2692AE1N28,129 requirements.
6.How does Aetrix verify that SCC2692AE1N28,129 is sourced from the original manufacturer or authorized distributors?
All SCC2692AE1N28,129 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC2692AE1N28,129 meets industry standards.
7.What is the process for return or replacement of SCC2692AE1N28,129?
All SCC2692AE1N28,129 units undergo pre-shipment inspection (PSI). If there is an issue with SCC2692AE1N28,129, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC2692AE1N28,129 part is unused and in its original packaging.
Return procedure for SCC2692AE1N28,129:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC2692AE1N28,129 Tags

-
SC16IS741AIPWJ
NXP Semiconductors

-
TL16C550CPTR
Texas Instruments

-
TL16C550CIPTR
Texas Instruments

-
SC16C752BIB48,128
NXP Semiconductors

-
ST16C2550CQ48-F
MaxLinear, Inc.

-
ST16C2550CJ44-F
MaxLinear, Inc.

-
ST16C2552CJ44-F
MaxLinear, Inc.

-
ST16C1550IQ48-F
MaxLinear, Inc.

-
ST16C2550IQ48-F
MaxLinear, Inc.

-
ST16C554DIQ64-F
MaxLinear, Inc.

-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

