My Inquiry
My Account
NXP Semiconductors SCC68692E1A44,529
.jpg)
- Part No.:
- SCC68692E1A44,529
- Manufacturer:
- NXP Semiconductors
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
SCC68692E1A44,529.pdf
- Description:
- IC DUART 1MBPS 44PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:4,193
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCC68692E1A44,529 from NXP Semiconductors (formerly Philips Semiconductors) is a dual-channel CMOS-LSI universal asynchronous receiver/transmitter (DUART) in 44-pin PLCC package, supporting independent programmable baud rates up to 115.2 kbaud per channel, quadruple-buffered receivers, and TTL-compatible +5 V operation. It serves as a serial interface controller in industrial terminal systems, legacy embedded communications, and multidrop RS-232/RS-422 subsystems.
For engineers reviewing the SCC68692E1A44,529 datasheet, SCC68692E1A44,529 pinout, SCC68692E1A44,529 application, or SCC68692E1A44,529 equivalent, key selection considerations include independent Rx/Tx baud rate configuration, 6-bit input port with change-of-state detection, 8-bit output port with individual bit set/reset, multidrop wake-up mode support, and compatibility with S68000-family microprocessors.
Technical Context
The SCC68692E1A44,529 integrates two fully independent UART channels sharing a common 16-bit programmable counter/timer and dual clock selectors. Each channel supports separate 1X/16X clock sourcing from internal baud rate generator (22 fixed rates), counter/timer output, or external pins (IP2–IP5, X1/CLK).
Its interrupt architecture features a single active-low open-drain INTRN output with eight maskable sources, plus configurable wire-ORable outputs (OP3–OP7) for discrete interrupt signaling. The device implements automatic echo, local/remote loopback, and multidrop (9-bit) modes via software-controlled channel mode registers (MR1A/B, MR2A/B).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Baud Rates | 22 fixed rates (50–115.2 kbaud); non-standard user-defined via 16-bit counter/timer; external 1X/16X clock support |
| Data Format | 5–8 data bits, odd/even/no/force parity, 1/1.5/2 stop bits programmable in 1/16-bit increments |
| Receiver Buffering | Quadruple-buffered RHR per channel minimizes overrun risk and reduces interrupt overhead in polled/interrupt-driven systems |
| Input Port | 6-bit multipurpose input port (IP0–IP5) with internal ~1–4 µA pull-ups and change-of-state detection on IP0–IP3 |
| Output Port | 8-bit multipurpose output port (OP0–OP7) with individual bit set/reset, status/interrupt assignment, and open-drain capability |
| Power Supply | +5 V ±10 %; operating current ≤10 mA (active), ≤2.0 mA (power-down); industrial temp range –40 °C to +85 °C |
| Crystal Oscillator | On-chip oscillator; supports 3.6864 MHz crystal (X1/CLK–X2) or external clock input at X1/CLK |
Pinout & Package
SCC68692E1A44,529 is housed in a 44-pin plastic leaded chip carrier (PLCC) package (SOT187-2), 16.5 mm × 16.5 mm body, 1.27 mm pitch, with index corner marking. Pin 1 is located at the index corner; pins are numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2,5,6 (A1–A4) | Address Inputs | Select internal registers/ports during CPU read/write cycles; decode 16 addresses including THR, RHR, CSR, IMR, ISR, OPR, IPCR, etc. |
| 7,4,36,2,39,38 (IP0–IP5) | 6-bit Input Port | General-purpose inputs or dedicated functions: CTSAN/CTSBN, RxCA/RxCB, TxCA/TxCB, counter/timer clock; internal pull-ups (~1–4 µA) |
| 29,12,28,13,27,14,26,15 (OP0–OP7) | 8-bit Output Port | Programmable as general-purpose outputs or status/interrupt signals (RxRDYAN/FFULLAN, TxRDYBN, etc.); OP3–OP7 support wire-ORable interrupts |
| 25,16,24,17,23,18,22,19 (D0–D7) | Data Bus | Bidirectional 3-state bus for command/data/status transfer; D0 = LSB; compatible with 68000-family bus timing |
| 8 (R/WN), 35 (CSN), 9 (DTACKN), 21 (INTRN), 37 (IACKN) | Control & Interface | R/WN: active-high read / active-low write; CSN: active-low chip select; DTACKN: data transfer acknowledge; INTRN/IACKN: interrupt request/acknowledge |
| 31 (RxDA), 10 (RxDB), 30 (TxDA), 11 (TxDB) | Serial I/O | Full-duplex channel A/B receive/transmit; mark = HIGH, space = LOW; supports 1X/16X sampling and false start bit detection |
| 32 (X1/CLK), 33 (X2), 34 (RESETN), 40 (VCC), 20 (GND) | Timing & Power | X1/CLK/X2: crystal or external clock interface; RESETN: active-low hardware reset; VCC/GND: +5 V supply and ground reference |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UART channels | Each supports full-duplex operation with separate Rx/Tx baud rate selection, enabling asymmetric speed links (e.g., host-to-terminal and terminal-to-host at different rates) |
| Quadruple receiver buffering | Reduces CPU polling frequency and interrupt latency; prevents character loss during high-speed bursts or slow service routines |
| Multidrop (9-bit/wake-up) mode | Enables selective addressing in shared-bus networks; receiver detects address characters and asserts interrupt only on match |
| 6-bit input port with change detection | Four inputs (IP0–IP3) generate status flags or interrupts on level transitions >25 µs-ideal for monitoring external control signals or switch closures |
| 8-bit output port with functional assignment | Individual bit set/reset allows dynamic control of RTS/CTS handshaking, status LEDs, or peripheral enable lines without full register writes |
| Versatile interrupt system | Single INTRN line with eight maskable sources plus six configurable OP outputs for discrete interrupt routing-reduces external logic in complex systems |
Applications
| Industrial Terminal Systems | Legacy Embedded Communications |
|---|---|
|
Use Scenario: Clustered intelligent terminals connected to a central controller via multidrop RS-422 bus, requiring selective wake-up and dual-speed operation. IC Role / Device Role / Timing Role: SCC68692E1A44,529 acts as the primary serial interface controller, managing both host-link and peripheral-link channels with independent baud rates and automatic echo for local diagnostics. Use Value: Enables simultaneous 9600 bps host communication and 19.2 kbps peripheral polling while minimizing CPU overhead via quadruple buffering and multidrop address recognition. |
Use Scenario: Retrofitting serial connectivity into aging PLC backplanes using 68000-family CPUs where bus timing and register mapping must match legacy designs. IC Role / Device Role / Timing Role: SCC68692E1A44,529 serves as drop-in replacement for SCN68681-based interfaces, providing identical S68000 bus timing, register layout, and interrupt vector behavior. Use Value: Eliminates redesign effort-preserves existing firmware, PCB layout, and driver code while adding improved receiver buffering and power-down mode. |
| Point-of-Sale (POS) Peripheral Hub | Test Equipment Serial Interface |
|
Use Scenario: Central hub connecting receipt printer, barcode scanner, and cash drawer over separate RS-232 links, each requiring distinct framing and flow control. IC Role / Device Role / Timing Role: SCC68692E1A44,529 provides two isolated UART channels with independent data format programming (e.g., 8N1 for printer, 7E2 for scanner) and RTS/CTS handshaking managed via OP0–OP1. Use Value: Reduces BOM count by consolidating three serial interfaces into one IC; eliminates need for external level shifters due to TTL-compatible I/O. |
Use Scenario: Automated test fixture communicating with multiple DUTs (devices under test) via asynchronous serial, requiring precise timing control and error logging. IC Role / Device Role / Timing Role: SCC68692E1A44,529 functions as the master serial controller, using its 16-bit counter/timer to generate calibrated delays between commands and its error detection (parity/framing/overrun) to flag transmission faults. Use Value: Enables deterministic test sequencing and real-time fault capture without host CPU intervention-critical for high-throughput production testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UART applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SCC68681C1A44 | Single-channel UART; lacks quadruple buffering, counter/timer, multidrop mode, and input port change detection | Suitable only for basic point-to-point links; cannot support clustered terminal or asymmetric dual-speed use cases | Choose only if design requires minimal functionality and lower gate count; not a functional substitute for SCC68692E1A44,529 |
| MAX3100CEE+ | SPI interface instead of parallel bus; integrated RS-232 transceivers; no input port or counter/timer; operates at +3.3 V | Designed for modern low-voltage microcontrollers; requires level translation and SPI driver stack-not compatible with 68000-family bus protocols | Select when migrating to SPI-based architecture or integrating transceiver functionality; incompatible with existing SCC68692E1A44,529 hardware/software |
Compared with SCC68692E1A44,529, SCC68681C1A44 offers reduced feature set and no dual-channel independence, while MAX3100CEE+ replaces parallel bus control with SPI and adds voltage-level constraints-neither provides equivalent multidrop, buffering, or timer capabilities required for legacy industrial serial infrastructure.
Availability
SCC68692E1A44,529 is available at Aetrix Electronics and suitable for industrial terminal systems, legacy embedded communications, and point-of-sale peripheral hubs requiring stable component supply, long-lifecycle support, and backward-compatible silicon.
Supply support for SCC68692E1A44,529 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company formed from the spin-off of Philips Semiconductors in 2006, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.
The SCC68692E1A44,529 belongs to NXP's legacy communications IC portfolio, originally designed for robust, long-lifecycle serial interfacing in industrial control, terminal equipment, and embedded systems requiring S68000-family compatibility and deterministic UART operation.
FAQ
What is the maximum baud rate supported by the SCC68692E1A44,529?
The SCC68692E1A44,529 supports standard baud rates up to 115.2 kbaud per channel using its internal baud rate generator. With external 1X or 16X clock inputs, it can achieve non-standard rates up to 115.2 kbaud. The device does not support rates beyond this limit, and actual achievable speed depends on crystal accuracy, clock source stability, and system timing margins.
Does the SCC68692E1A44,529 support hardware flow control?
Yes, the SCC68692E1A44,529 supports hardware flow control via its programmable input port pins IP0 (CTSAN) and IP1 (CTSBN), which serve as active-low clear-to-send inputs for channels A and B respectively. When asserted, these inputs gate transmitter operation-halting transmission mid-character if CTS goes high during a send cycle-and are internally pulled up (~1–4 µA) to VCC.
Can the SCC68692E1A44,529 operate with a 3.3 V supply?
No, the SCC68692E1A44,529 is specified for +5 V ±10 % operation only. Its DC electrical characteristics-including VIH, VOL, and ICC-are validated exclusively at 5 V. Applying 3.3 V will result in undefined logic levels, unreliable register access, and potential failure to meet timing specifications such as tAS, tAH, and tDD.
How does the quadruple receiver buffer in the SCC68692E1A44,529 improve system reliability?
The quadruple receiver buffer in the SCC68692E1A44,529 holds up to four complete characters before overrun occurs, significantly reducing the risk of data loss during high-speed reception or delayed CPU servicing. This allows longer interrupt latency tolerance and lowers CPU load in interrupt-driven systems-especially critical in real-time industrial environments where missed characters compromise command integrity.
Is the SCC68692E1A44,529 pin-compatible with the SCC68692C1A44?
Yes, the SCC68692E1A44,529 and SCC68692C1A44 share identical 44-pin PLCC packaging (SOT187-2), pinout, and register-level functionality. The only difference is temperature grade: E-grade supports –40 °C to +85 °C (industrial), while C-grade is rated for 0 °C to +70 °C (commercial). Both operate at +5 V and are functionally interchangeable in industrial designs requiring extended thermal range.
SCC68692E1A44,529 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 44-LCC (J-Lead)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Features:
- Configurable GPIO, Internal Oscillator, Timer/Counter
- Number of Channels:
- 2, DUART
- FIFO's:
- -
- Protocol:
- -
- Data Rate (Max):
- 1Mbps
- Voltage - Supply:
- 5V
- With Auto Flow Control:
- Yes
- With IrDA Encoder/Decoder:
- -
- With False Start Bit Detection:
- Yes
- With Modem Control:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
SCC68692E1A44,529 FAQ
1.How can I place an order for SCC68692E1A44,529 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCC68692E1A44,529 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCC68692E1A44,529 reliable?
The price and inventory of SCC68692E1A44,529 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCC68692E1A44,529 is usually 5 days.
3.What payment methods are accepted for SCC68692E1A44,529?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCC68692E1A44,529 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCC68692E1A44,529?
SCC68692E1A44,529 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCC68692E1A44,529 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCC68692E1A44,529?
For technical support, including SCC68692E1A44,529 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCC68692E1A44,529 requirements.
6.How does Aetrix verify that SCC68692E1A44,529 is sourced from the original manufacturer or authorized distributors?
All SCC68692E1A44,529 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCC68692E1A44,529 meets industry standards.
7.What is the process for return or replacement of SCC68692E1A44,529?
All SCC68692E1A44,529 units undergo pre-shipment inspection (PSI). If there is an issue with SCC68692E1A44,529, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCC68692E1A44,529 part is unused and in its original packaging.
Return procedure for SCC68692E1A44,529:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCC68692E1A44,529 Tags
-
SC16IS741AIPWJ
NXP Semiconductors
-
TL16C550CPTR
Texas Instruments
-
TL16C550CIPTR
Texas Instruments
-
SC16C752BIB48,128
NXP Semiconductors
-
ST16C2550CQ48-F
MaxLinear, Inc.
-
ST16C2550CJ44-F
MaxLinear, Inc.
-
ST16C2552CJ44-F
MaxLinear, Inc.
-
ST16C1550IQ48-F
MaxLinear, Inc.
-
ST16C2550IQ48-F
MaxLinear, Inc.
-
ST16C554DIQ64-F
MaxLinear, Inc.
-
ST16C554DCQ64-F
MaxLinear, Inc.
-
XR17V352IB113-F
MaxLinear, Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
