My Inquiry
My Account
Microchip Technology SCH3106-NU
- Part No.:
- SCH3106-NU
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 128-TQFP
- Datasheet:
-
SCH3106-NU.pdf
- Description:
- IC INTFACE SPECIALIZED 128VTQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,671
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCH3106-NU from Microchip Technology is a 128-pin VTQFP Super I/O controller integrating LPC interface, 8042-compatible keyboard/mouse controller, four full-function + two four-pin UARTs, IEEE 1284 EPP/ECP parallel port, IrDA 1.0 infrared interface, 2.88MB floppy disk controller, hardware monitoring (voltage/temperature/fan), and programmable clock output. It serves as motherboard glue logic in legacy PC and industrial embedded systems requiring PC99/PC2001 and ACPI 2.0 compliance.
For engineers reviewing the SCH3106-NU datasheet, SCH3106-NU pinout, SCH3106-NU application, or SCH3106-NU equivalent, this page delivers verified technical context, validated pin functions, real-world use cases in industrial control and legacy computing, and confirmed alternative parts with documented functional differences.
Technical Context
The SCH3106-NU implements an LPC bus interface compliant with 19.2–33 MHz operation and supports Serial IRQ, ISA Plug-and-Play register mapping, and SMI/PME event generation. Its integrated 8042-compatible microcontroller includes 2 KB ROM and 256 B RAM, enabling autonomous keyboard/mouse handling without host CPU intervention.
Hardware monitoring uses four analog voltage inputs (+2.5V, +5V, +12V, Vccp), internal/external thermal diode sensing (±1.5°C accuracy), three FANTACH inputs, and three PWM outputs for closed-loop fan control - all accessible via LPC-configurable registers and signaled through dedicated nHWM_INT and nTHERMTRIP pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LPC Bus Frequency | 19.2–33 MHz - enables direct attachment to modern southbridge or PCH without bridge logic |
| UART Count & Type | 4 × full-function + 2 × four-pin NS16550A-compatible UARTs - supports high-speed serial comms up to 1.5 Mbps with 16-byte FIFOs |
| Floppy Controller | CMOS 765B core with 16-byte FIFO, vertical recording support, and 100% IBM PC/AT compatibility - eliminates need for discrete FDC |
| Hardware Monitor Inputs | 4 voltage channels (+2.5V/+5V/+12V/Vccp), 3 fan tachometer inputs, 2 remote thermal diodes - enables full power-rail and thermal supervision |
| Parallel Port Mode | EPP 1.7/1.9 and ECP (IEEE 1284) - supports bidirectional data transfer, printer control, and legacy peripheral interfacing |
| Security Feature | 32-byte Security Key Register - provides device authentication capability for BIOS-level secure boot workflows |
| Operating Voltage | 3.3 V core (SIO block 5 V tolerant) - simplifies power design while maintaining compatibility with 5 V peripherals |
| Temperature Range | 0°C to +70°C commercial grade - validated for stable operation in standard industrial and desktop environments |
Pinout & Package
Package: 128-pin VTQFP (14 mm × 14 mm × 1.0 mm body, 0.4 mm pitch), RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD[3:0] | LPC Address/Data Bus | Time-multiplexed 4-bit bidirectional bus for configuration and data transfer over LPC |
| LFRAME# | LPC Frame Signal | Indicates start/end of LPC transaction cycle; synchronizes host-SIO communication |
| LDRQ# | LPC DMA Request | Asserted by SCH3106-NU to request DMA service from host for UART/FDC/parallel transfers |
| nHWM_INT | Hardware Monitor Interrupt | Active-low open-drain output signaling out-of-limit voltage, temperature, or fan fault conditions |
| nTHERMTRIP | Over-Temperature Pulse Output | Dedicated hardware shutdown signal triggered on programmed thermal threshold violation |
| FANTACH1–3 | Fan Tachometer Inputs | Three independent pulse-counting inputs for RPM measurement of cooling fans |
| PWM1–3 | Pulse Width Modulator Outputs | Three 8-bit programmable PWM signals for closed-loop fan speed control |
| GP10–17, GP21–22, GP27, GP30–34, GP36–37, GP40, GP42, GP44–47, GP50–57, GP60–67 | General Purpose I/O | 40 configurable GPIO pins supporting input/output, interrupt, and VID-compatible functions |
Key Features
| Feature | Design Value |
|---|---|
| ACPI 2.0 & PC2001 Compliance | Enables seamless integration into legacy PC platforms with standardized power management and wake-event handling |
| ChiProtect™ Parallel Port Protection | Integrated ESD and overvoltage protection on parallel port pins eliminates need for external TVS arrays |
| Enhanced Digital Data Separator | Supports 250 Kbps–2 Mbps floppy data rates with programmable precompensation - improves reliability on aging media |
| RS485 Auto Direction Control | Hardware-assisted half-duplex RS485 mode on UARTs reduces firmware overhead and timing-critical software toggling |
| Programmable Clock Output | Configurable 16 Hz square-wave output - usable for RTC reference or low-frequency system timing without external oscillator |
| Security Key Register | 32-byte write-once key storage for BIOS-authenticated device identity - prevents unauthorized firmware replacement |
Applications
| Industrial Control Panel | Legacy PC Motherboard |
|---|---|
Use Scenario: Fan-cooled PLC enclosure with serial-connected HMI, parallel-printer logging, and thermal monitoring of power supplies. IC Role / Device Role / Timing Role: Central Super I/O hub managing UARTs for Modbus RTU, parallel port for receipt printing, hardware monitor for +5V/+12V rails and ambient temperature. Use Value: Single-chip consolidation replaces discrete UARTs, FDC, and monitoring ICs - reduces BOM count and PCB area while ensuring PC-standard compatibility. |
Use Scenario: ATX desktop motherboard requiring PS/2 keyboard/mouse, floppy boot support, and ACPI-compliant power sequencing. IC Role / Device Role / Timing Role: Legacy I/O controller providing 8042 keyboard interface, floppy disk controller, LPC-based configuration, and reset/power-good generation. Use Value: Full IBM PC/AT register compatibility ensures zero BIOS modification; 3.3 V core with 5 V-tolerant SIO allows mixed-voltage board design. |
| Medical Diagnostic Equipment | Point-of-Sale Terminal |
Use Scenario: Ultrasound imaging system with IR remote control, serial-connected barcode scanner, and thermal safety monitoring of FPGA power supply. IC Role / Device Role / Timing Role: Multi-protocol I/O manager handling IrDA 1.0 remote commands, UART for scanner comms, and precise Vccp + remote diode temperature supervision. Use Value: nTHERMTRIP output directly triggers system shutdown on processor overtemperature - meets Class II medical safety requirements. |
Use Scenario: Retail kiosk with parallel-connected receipt printer, serial magnetic stripe reader, and watchdog-triggered reboot on hang. IC Role / Device Role / Timing Role: Embedded I/O coprocessor managing EPP parallel print jobs, NS16550A UART for MSR, and independent watchdog timer with configurable timeout. Use Value: Hardware watchdog resets hung applications without host CPU involvement - ensures kiosk uptime and transaction continuity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W83627DHG-P | 128-pin LQFP; supports LPC at 33 MHz but lacks floppy controller and ChiProtect™; includes SMBus host interface not present in SCH3106-NU | Targeted at newer embedded designs where floppy is obsolete but SMBus sensor integration is required | Select when replacing legacy systems without floppy dependency and requiring SMBus-based thermal sensors |
| Nuvoton NCT6776D | 128-pin QFP; adds PCIe-based management engine, enhanced fan control algorithms, and no 8042 keyboard controller - requires external KBC | Designed for modern server BMC and IPMI implementations, not PC/AT-compatible platforms | Choose only for new designs needing IPMI v2.0 support and willing to implement external keyboard controller |
Compared with W83627DHG-P and NCT6776D, the SCH3106-NU uniquely retains full IBM PC/AT floppy compatibility, integrated 8042 KBC with 2 KB ROM, and ChiProtect™ parallel port hardening - making it irreplaceable in certified legacy PC and industrial retrofit applications.
Availability
SCH3106-NU is available at Aetrix Electronics and suitable for industrial control panels, legacy PC motherboards, medical diagnostic equipment, point-of-sale terminals, and embedded systems requiring stable component supply across extended product lifecycles.
Supply support for SCH3106-NU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and connectivity solutions, with a focus on embedded control and long-lifecycle support.
The SCH3106-NU belongs to Microchip's legacy Super I/O product line, designed specifically to replace discrete I/O components in PC-compatible and industrial motherboards while maintaining full IBM register compatibility and ACPI power management.
FAQ
What is the primary function of the SCH3106-NU in a system architecture?
The SCH3106-NU serves as a consolidated Super I/O controller that integrates legacy PC peripherals-including keyboard/mouse (8042), floppy disk (CMOS 765B), multiple UARTs, parallel port (EPP/ECP), infrared (IrDA 1.0), and hardware monitoring-into a single 128-pin VTQFP package. Its role is to offload I/O management from the host CPU and provide standardized LPC-based configuration in desktop, industrial, and medical platforms. The SCH3106-NU maintains full IBM PC/AT register compatibility and supports PC99/PC2001 and ACPI 2.0 standards.
Does the SCH3106-NU support floppy disk operation at 2.88 MB capacity?
Yes, the SCH3106-NU includes a licensed CMOS 765B floppy disk controller explicitly rated for 2.88 MB SuperDisk operation. It supports two floppy drives, vertical recording format, 16-byte data FIFO, and detects all overrun/underrun conditions. The controller is 100% IBM® compatible and includes sophisticated power control circuitry (PCC) with multiple powerdown modes - confirming full 2.88 MB functionality as stated in the official Microchip datasheet DS00001780A.
How does the hardware monitoring block of the SCH3106-NU interface with the host system?
The hardware monitoring block of the SCH3106-NU is accessed exclusively via the LPC bus using configuration registers - there is no dedicated SMBus or I²C interface. Voltage, temperature, and fan measurements are read through LPC I/O address decoding, and alerts are signaled via the dedicated nHWM_INT pin (active-low, open-drain) and separate nTHERMTRIP pulse output. Both signals generate PME events for ACPI wake-up, and the SCH3106-NU datasheet confirms LPC is the sole access path for all monitored parameters.
Is the SCH3106-NU pin-compatible with other Microchip Super I/O devices like the SCH3112 or SCH3114?
No, the SCH3106-NU is not pin-compatible with SCH3112 or SCH3114. While all three are 128-pin VTQFP Super I/O controllers, their pin assignments differ significantly - especially for LPC signals (LAD/LFRAME), hardware monitor I/O (FANTACH/PWM), and peripheral interfaces (UART/parallel). The datasheets confirm distinct pinouts and incompatible strap options; substitution would require PCB redesign. SCH3106-NU's unique feature set - including ChiProtect™ and 2.88 MB FDC - further distinguishes its physical and logical interface.
What thermal measurement accuracy does the SCH3106-NU provide for external components?
The SCH3106-NU provides ±1.5°C accuracy for external temperature measurements using two remote thermal diode inputs (Remote1+/− and Remote2+/−), as specified in the official Microchip datasheet DS00001780A. This accuracy applies to CPU or ASIC die temperature sensing when connected to compatible thermal diodes. Internal ambient temperature measurement is also supported, though with lower precision not quantified in the datasheet. All thermal readings are accessible via LPC-configurable registers and can trigger nHWM_INT or nTHERMTRIP outputs.
SCH3106-NU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 128-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Controller
- Interface:
- LPC
- Voltage - Supply:
- -
- Supplier Device Package:
- 128-VTQFP (14x14)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SCH3106-NU FAQ
1.How can I place an order for SCH3106-NU through Aetrix?
Please submit a Request for Quotation (RFQ) for SCH3106-NU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCH3106-NU reliable?
The price and inventory of SCH3106-NU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCH3106-NU is usually 5 days.
3.What payment methods are accepted for SCH3106-NU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCH3106-NU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCH3106-NU?
SCH3106-NU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCH3106-NU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCH3106-NU?
For technical support, including SCH3106-NU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCH3106-NU requirements.
6.How does Aetrix verify that SCH3106-NU is sourced from the original manufacturer or authorized distributors?
All SCH3106-NU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCH3106-NU meets industry standards.
7.What is the process for return or replacement of SCH3106-NU?
All SCH3106-NU units undergo pre-shipment inspection (PSI). If there is an issue with SCH3106-NU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCH3106-NU part is unused and in its original packaging.
Return procedure for SCH3106-NU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCH3106-NU Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
