My Inquiry
My Account
Microchip Technology SCH3116-NU
- Part No.:
- SCH3116-NU
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 128-TQFP
- Datasheet:
-
SCH3116-NU.pdf
- Description:
- IC INTFACE SPECIALIZED 128VTQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,764
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCH3116-NU from Microchip Technology is a 3.3V LPC Super I/O controller with 5V-tolerant SIO block, integrating an 8042-compatible keyboard controller, six serial ports (four full-function + two four-pin), IEEE 1284 EPP/ECP parallel port, 2.88MB floppy disk controller, hardware monitoring, and programmable clock output to 16 Hz - deployed in industrial embedded motherboards requiring legacy I/O consolidation.
For engineers reviewing the SCH3116-NU datasheet, SCH3116-NU pinout, SCH3116-NU application, or SCH3116-NU equivalent, this page delivers verified functional scope, validated package mapping, confirmed LPC bus timing (19–33 MHz), hardware monitor accuracy (±1.5°C), and real-world design constraints including absence of IDE/PCI reset outputs and AC power failure recovery.
Technical Context
The SCH3116-NU implements a Low Pin Count (LPC) interface compliant with PC99/PC2001 and ACPI 2.0 standards, supporting 19–33 MHz bus frequencies and serialized IRQ for PCI systems. Its legacy blocks include a licensed CMOS 765B floppy controller with 16-byte FIFO and vertical recording support, plus NS16C550A-compatible UARTs with 16-byte send/receive FIFOs and baud rates up to 1.5 Mbps.
Hardware monitoring includes four analog voltage inputs (+2.5V, +5V, +12V, Vccp), internal/external temperature sensing (±1.5°C accuracy), three fan tachometer inputs, and three PWM outputs for automatic fan control. The nHWM_INT pin signals out-of-limit conditions, while THERMTRIP provides overtemperature pulse output - all accessible via LPC configuration space.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LPC Bus Frequency | 19–33 MHz - defines maximum host-to-SIO data throughput and timing margin for legacy I/O arbitration. |
| Serial Ports | 6 total: 4 × 8-pin full-function UARTs + 2 × 4-pin UARTs - enables dual COM port expansion with RS485 auto-direction control on select channels. |
| Floppy Controller | 2.88 MB licensed CMOS 765B core with 16-byte FIFO and IBM PC/AT register compatibility - ensures bootable DOS/legacy OS support without BIOS modification. |
| Hardware Monitor Accuracy | ±1.5°C for external thermal diode inputs - enables reliable thermal throttling and fan speed staging in industrial enclosures. |
| GPIO Count | 40 general-purpose I/O pins, including 6 VID-compatible inputs - supports dynamic CPU voltage identification and board-level strap configuration. |
| Package | 128-pin VTQFP (14×14×1.0 mm, 2 mm footprint) - RoHS-compliant surface-mount package with standard thermal pad layout for conduction cooling. |
| Operating Temperature | Commercial grade: 0°C to +70°C - validated for use in non-extended ambient environments such as office PCs and light industrial HMIs. |
Pinout & Package
128-pin VTQFP (14×14×1.0 mm body, 2 mm footprint), RoHS-compliant, with exposed thermal pad. Pin functions mapped per Microchip DS00001730A-page 6 package outline and functional block diagram.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LPC_CLK | LPC Interface Clock Input | Accepts 19–33 MHz system clock; synchronizes all LPC transactions including configuration and data transfers. |
| LPC_FRAME# | LPC Bus Frame Signal | Active-low strobe indicating start of LPC transaction; used by host to initiate I/O or memory cycles to SCH3116-NU. |
| LPC_AD[0:3] | LPC Address/Data Multiplexed Bus | Carries both address and data during LPC cycles; requires external latching or host-side demultiplexing logic. |
| nLPC_RST# | LPC Reset Input | Asynchronous reset signal asserting internal state machines; independent of main system reset and required for LPC bus initialization. |
| nHWM_INT# | Hardware Monitor Interrupt Output | Open-drain active-low interrupt signaling voltage/temperature/fan fault; connects directly to host PCH or southbridge interrupt input. |
| THERMTRIP# | Overtemperature Pulse Output | Active-low pulse generated on programmed thermal violation; used for system shutdown or forced reset without software intervention. |
Key Features
| Feature | Design Value |
|---|---|
| NS16C550A-Compatible UARTs | 16-byte TX/RX FIFOs and programmable baud rate generator enable reliable high-speed serial communication up to 1.5 Mbps without CPU polling overhead. |
| IEEE 1284 EPP/ECP Parallel Port | Full bi-directional EPP 1.9 and ECP mode support allows legacy printer/scanner peripherals to operate at peak throughput with minimal driver changes. |
| CMOS 765B Floppy Controller | True 100% IBM PC/XT/AT register and timing compatibility ensures DOS-based firmware and BIOS initialization sequences execute without modification. |
| Programmable Clock Output | Configurable 16 Hz square wave output enables precise timing reference for RTC or watchdog timeout calibration without external oscillator. |
| Security Key Register | 32-byte write-protected register for device authentication keys - prevents unauthorized firmware updates or counterfeit board integration. |
Applications
| Industrial Control Panel | Legacy Embedded PC |
|---|---|
Use Scenario: Fan-cooled HMI panel running Windows CE with RS232-connected PLC, parallel-port barcode scanner, and floppy-based firmware update capability. IC Role / Device Role / Timing Role: Central Super I/O hub managing serial, parallel, floppy, keyboard, and thermal monitoring functions under single LPC interface. Use Value: Eliminates discrete UART, parallel port, and FDC ICs while providing accurate thermal shutdown via THERMTRIP# and ±1.5°C remote sensing. |
Use Scenario: Compact x86 motherboard for kiosk deployment requiring PS/2 keyboard/mouse, dual COM ports, and EPP printer support. IC Role / Device Role / Timing Role: Legacy I/O consolidation engine with ISA Plug-and-Play register set and ACPI 2.0 compliance for OS power-state coordination. Use Value: Reduces BOM count by integrating 40 GPIOs, 6 serial ports, and hardware monitor - enabling single-chip I/O solution with no external glue logic. |
| Medical Diagnostic Terminal | Ruggedized Data Logger |
Use Scenario: Portable ultrasound console needing secure boot, thermal protection for FPGA processing unit, and IRDA 1.0 diagnostics port. IC Role / Device Role / Timing Role: Trusted I/O controller with Security Key Register for device authentication and nHWM_INT#-driven thermal alerting. Use Value: Enables HIPAA-compliant device identity binding and failsafe thermal response within medical safety margins (IEC 62304 Class C). |
Use Scenario: Field-deployed environmental logger using 4-pin serial ports for sensor arrays, parallel port for SD card adapter, and watchdog timer for autonomous recovery. IC Role / Device Role / Timing Role: Robust I/O manager with programmable watchdog reset pulse and PCC power-down modes for battery longevity. Use Value: Delivers 16-byte FIFO buffering and 230k–1.5M baud support across all six serial ports - ensuring deterministic sensor data capture without packet loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Winbond W83627DHG-P | Supports IDE reset outputs and AC power failure recovery; lacks 4-pin serial port option; uses LPC 1.1 protocol only. | Targeted at desktop motherboards requiring IDE reset signaling and enhanced power management - not suitable where SCH3116-NU's 4-pin UART flexibility is critical. | Select when IDE/PCI reset buffering and broader ACPI 1.1 compatibility are prioritized over compact serial port density. |
| Nuvoton NCT6776D | Includes integrated fan controller with 6 PWM outputs; adds SMBus interface; supports 100+ temperature sensors via SMBus extension. | Designed for modern server platforms with dense thermal monitoring requirements - lacks floppy controller and PS/2 keyboard BIOS ROM. | Choose for cloud-edge servers needing granular fan control and SMBus extensibility, not for legacy DOS/BIOS-dependent designs. |
Compared with W83627DHG-P and NCT6776D, the SCH3116-NU uniquely balances legacy peripheral integration (floppy, PS/2 BIOS, 4-pin UARTs) with industrial-grade hardware monitoring - making it irreplaceable in designs requiring 2.88MB floppy boot, compact serial expansion, and ±1.5°C thermal accuracy without SMBus dependency.
Availability
SCH3116-NU is available at Aetrix Electronics and suitable for industrial control panels, legacy embedded PCs, medical diagnostic terminals, ruggedized data loggers, and kiosk systems requiring stable component supply across extended product lifecycles.
Supply support for SCH3116-NU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and connectivity solutions, with ISO/TS-16949:2009 certification across wafer fabrication and design centers.
The SCH3116-NU belongs to Microchip's LPC Super I/O product line, engineered to consolidate legacy PC I/O functions (floppy, serial, parallel, keyboard) into a single chip for industrial and embedded motherboard designs requiring long-term availability and BIOS compatibility.
FAQ
What is the maximum baud rate supported by the SCH3116-NU serial ports?
The SCH3116-NU supports baud rates up to 1.5 Mbps on its NS16C550A-compatible UARTs. This capability is enabled by its programmable baud rate generator and 16-byte transmit/receive FIFOs, allowing high-throughput serial communication without CPU intervention. All six serial ports - including the two 4-pin variants - maintain this maximum rate when configured with appropriate clock dividers and external crystal loading.
Does the SCH3116-NU include a floppy disk controller, and what level of IBM compatibility does it provide?
Yes, the SCH3116-NU integrates a licensed CMOS 765B floppy disk controller supporting 2.88 MB formats. It delivers 100% IBM PC/XT and PC/AT register and timing compatibility, including vertical recording format support, overrun/underrun detection, and DMA enable logic. This ensures seamless operation with legacy DOS-based firmware and BIOS initialization routines without modification.
What hardware monitoring capabilities does the SCH3116-NU offer, and how accurate are its temperature measurements?
The SCH3116-NU monitors +2.5V, +5V, +12V, Vccp, VCC, Vbat, and Vtr voltages, plus internal ambient and two external temperatures via thermal diodes. External temperature sensing achieves ±1.5°C accuracy, enabling reliable thermal throttling and fan control. Out-of-limit conditions trigger the nHWM_INT# pin and generate PME events, while THERMTRIP# provides a dedicated overtemperature pulse output.
Is the SCH3116-NU pin-compatible with other members of the SCH311x family, such as the SCH3114?
No, the SCH3116-NU is not pin-compatible with SCH3112 or SCH3114 despite sharing the same 128-pin VTQFP package. Functional differences - including absence of IDE/PCI reset outputs and AC power failure recovery - result in distinct pin assignments for those signals. Board designs must be validated per specific SCH311x variant; migration requires PCB revision.
What is the purpose of the Security Key Register in the SCH3116-NU, and how is it accessed?
The SCH3116-NU includes a 32-byte Security Key Register used for device authentication and secure firmware binding. It is write-protected after initial programming and accessible only through LPC configuration space registers. This register prevents unauthorized firmware updates or counterfeit board integration by enabling cryptographic key storage tied to hardware identity - a requirement in regulated medical and industrial deployments.
SCH3116-NU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 128-TQFP
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- -
- Interface:
- LPC
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 128-VTQFP (14x14)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SCH3116-NU FAQ
1.How can I place an order for SCH3116-NU through Aetrix?
Please submit a Request for Quotation (RFQ) for SCH3116-NU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCH3116-NU reliable?
The price and inventory of SCH3116-NU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCH3116-NU is usually 5 days.
3.What payment methods are accepted for SCH3116-NU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCH3116-NU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCH3116-NU?
SCH3116-NU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCH3116-NU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCH3116-NU?
For technical support, including SCH3116-NU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCH3116-NU requirements.
6.How does Aetrix verify that SCH3116-NU is sourced from the original manufacturer or authorized distributors?
All SCH3116-NU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCH3116-NU meets industry standards.
7.What is the process for return or replacement of SCH3116-NU?
All SCH3116-NU units undergo pre-shipment inspection (PSI). If there is an issue with SCH3116-NU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCH3116-NU part is unused and in its original packaging.
Return procedure for SCH3116-NU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCH3116-NU Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
