NXP Semiconductors SE051P2HQ1/Z011AZ
- Part No.:
- SE051P2HQ1/Z011AZ
- Manufacturer:
- NXP Semiconductors
- Category:
- Unclassified
- Package:
- Datasheet:
-
SE051P2HQ1/Z011AZ.pdf
- Description:
- SE051P2HQ1
- Quantity:
- Payment:

- Shipping:

Inventory:4,643
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SE051P2HQ1/Z011AZ from NXP Semiconductors is a Common Criteria EAL 6+ certified secure element IC designed as an I²C-connected auxiliary security device for IoT host controllers. It supports SCP03-secured communication, cryptographic offload (ECC, AES, SHA), and root-of-trust services including key provisioning, certificate management, and secure boot attestation. It is deployed in embedded Linux and RTOS-based edge nodes requiring hardware-enforced identity and data protection.
For engineers reviewing the SE051P2HQ1/Z011AZ datasheet, SE051P2HQ1/Z011AZ pinout, SE051P2HQ1/Z011AZ application, or SE051P2HQ1/Z011AZ equivalent, this page delivers verified technical context, I²C interface behavior, SCP03 binding requirements, secure applet versioning (v07.02), and real-world integration constraints for i.MX RT, Kinetis, and Raspberry Pi platforms.
Technical Context
The SE051P2HQ1/Z011AZ operates exclusively as an I²C target device, with no controller-mode capability. Its Java Card OS implements GlobalPlatform SCP03 v1.2 using three static 128-bit AES keys (Key-ENC, Key-MAC, Key-DEK) stored in the Secondary Security Domain - not within the applet - enabling mutual authentication, command/response MACing, and payload encryption over the physical I²C bus.
It runs the SE05X_C applet variant (v07.02), supports Platform SCP binding to host MCUs/MPUs, and requires explicit CMake configuration (PTMW_SE05X_Ver=07_02, PTMW_Applet=SE05X_C) in the Plug & Trust Middleware. No RSA support is included, and SSSFTR_SE05X_RSA must be disabled during build.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Security Certification | Common Criteria EAL 6+ - provides formally verified resistance against side-channel, fault injection, and logical attacks. |
| Interface Protocol | I²C target only (7-bit address 0x48) - no SPI, UART, or contactless antenna; requires host controller for all communication. |
| Secure Channel | GlobalPlatform SCP03 v1.2 - mandates 128-bit AES keys for session key derivation, MAC generation, and payload encryption. |
| Applet Version | SE05X_C v07.02 - defines supported crypto algorithms (ECC NIST P-256/P-384, AES-128/256, SHA-256), key storage model, and APDU command set. |
| Cryptographic Support | ECC (P-256/P-384), AES-128/256, SHA-256, HMAC-SHA256 - no RSA or post-quantum crypto; all operations executed inside secure enclave. |
| Memory Architecture | Dedicated secure non-volatile memory - stores private keys, certificates, and applet state with tamper-resistant write protection and access control policies. |
Availability
SE051P2HQ1/Z011AZ is available at Aetrix Electronics and suitable for industrial IoT gateways, smart metering endpoints, medical edge devices, and automotive telematics modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing of CC EAL 6+ certified secure elements.
Supply support for SE051P2HQ1/Z011AZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity, automotive, industrial, and IoT solutions.
The EdgeLock SE05x family - including SE051P2HQ1/Z011AZ - was designed to deliver plug-and-trust hardware root-of-trust for resource-constrained IoT endpoints, enabling rapid integration of FIPS 140-2/3-aligned cryptography and GlobalPlatform-compliant secure channel protocols.
FAQ
What is the primary interface and addressing mode used by the SE051P2HQ1/Z011AZ?
The SE051P2HQ1/Z011AZ communicates exclusively via I²C as a target device with a fixed 7-bit slave address of 0x48. It does not support SPI, UART, or contactless interfaces. Host MCU/MPU must act as I²C controller, and all APDU exchanges follow ISO/IEC 7816-4 conventions over this bus. The SE051P2HQ1/Z011AZ does not implement I²C controller functionality or multi-master arbitration.
Does the SE051P2HQ1/Z011AZ support RSA cryptography?
No, the SE051P2HQ1/Z011AZ does not support RSA operations. Its cryptographic engine is optimized for ECC (NIST P-256 and P-384), AES-128/256, and SHA-256. Build configurations for the Plug & Trust Middleware must explicitly disable SSSFTR_SE05X_RSA, and the SE05X_C v07.02 applet running on SE051P2HQ1/Z011AZ omits RSA key generation, signing, or verification capabilities.
How is secure binding implemented between the host processor and the SE051P2HQ1/Z011AZ?
Secure binding uses GlobalPlatform SCP03 v1.2, requiring pre-provisioning of three static 128-bit AES keys (Key-ENC, Key-MAC, Key-DEK) into both the host firmware and the SE051P2HQ1/Z011AZ's Secondary Security Domain. The Plug & Trust Middleware enables SCP03 via CMake flags (e.g., PTMW_SCP=PlatfSCP03), and session keys are derived dynamically to prevent replay attacks. Binding is mandatory for encrypted, authenticated communication.
Which applet version and variant is preloaded on the SE051P2HQ1/Z011AZ?
SE051P2HQ1/Z011AZ ships with the SE05X_C applet variant, version 07.02. This is confirmed by NXP's official CMake configuration tables and product-specific build settings. Applet version 07.02 supports ECC P-256/P-384, AES-128/256, SHA-256, and SCP03 binding - but excludes RSA and legacy FIPS 140-2 modes deprecated after v04.05.00.
Can the SE051P2HQ1/Z011AZ operate as an I²C controller to manage external sensors?
No. Unlike certain SE05x variants (e.g., SE052F), the SE051P2HQ1/Z011AZ is strictly an I²C target device. It has no secondary I²C controller interface and cannot initiate transactions with sensors or peripherals. All communication is initiated by the host MCU/MPU, and the SE051P2HQ1/Z011AZ responds only to valid APDUs addressed to its 0x48 slave address.
SE051P2HQ1/Z011AZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
SE051P2HQ1/Z011AZ FAQ
1.How can I place an order for SE051P2HQ1/Z011AZ through Aetrix?
Please submit a Request for Quotation (RFQ) for SE051P2HQ1/Z011AZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SE051P2HQ1/Z011AZ reliable?
The price and inventory of SE051P2HQ1/Z011AZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SE051P2HQ1/Z011AZ is usually 5 days.
3.What payment methods are accepted for SE051P2HQ1/Z011AZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SE051P2HQ1/Z011AZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SE051P2HQ1/Z011AZ?
SE051P2HQ1/Z011AZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SE051P2HQ1/Z011AZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SE051P2HQ1/Z011AZ?
For technical support, including SE051P2HQ1/Z011AZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SE051P2HQ1/Z011AZ requirements.
6.How does Aetrix verify that SE051P2HQ1/Z011AZ is sourced from the original manufacturer or authorized distributors?
All SE051P2HQ1/Z011AZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SE051P2HQ1/Z011AZ meets industry standards.
7.What is the process for return or replacement of SE051P2HQ1/Z011AZ?
All SE051P2HQ1/Z011AZ units undergo pre-shipment inspection (PSI). If there is an issue with SE051P2HQ1/Z011AZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SE051P2HQ1/Z011AZ part is unused and in its original packaging.
Return procedure for SE051P2HQ1/Z011AZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SE051P2HQ1/Z011AZ Tags

-
936106-1
TE Connectivity AMP Connectors

-
2050030-1
TE Connectivity AMP Connectors

-
1897255-2
TE Connectivity AMP Connectors

-
368811-1
TE Connectivity AMP Connectors

-
2296205-6
TE Connectivity AMP Connectors

-
2232228-1
TE Connectivity AMP Connectors

-
2296207-6
TE Connectivity AMP Connectors

-
2296206-8
TE Connectivity AMP Connectors

-
2316671-2
TE Connectivity AMP Connectors

-
2316671-4
TE Connectivity AMP Connectors

-
2316671-1
TE Connectivity AMP Connectors

-
174463-3
TE Connectivity AMP Connectors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
