Microchip Technology SEC1200-CN-02-TR
- Part No.:
- SEC1200-CN-02-TR
- Manufacturer:
- Microchip Technology
- Category:
- Specialized
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
SEC1200-CN-02-TR.pdf
- Description:
- IC INTERFACE SPECIALIZED 24QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,977
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SEC1200-CN-02-TR from SMSC is a dual-interface smart card bridge IC integrating full-speed USB 2.0, SPI, and UART interfaces with an enhanced 8051 microcontroller. It supports two ISO/IEC 7816-compliant smart card slots (Class A/B/C/AB), delivers up to 826 Kbps ETU rate, features 16 KB OTP ROM and 1.5 KB RAM, and operates from 3.0–5.5 V - enabling secure, embedded smart card readers for financial terminals and identity systems.
For engineers reviewing the SEC1200-CN-02-TR datasheet, SEC1200-CN-02-TR pinout, SEC1200-CN-02-TR application, or SEC1200-CN-02-TR equivalent, key selection considerations include dual smart card support, EMV 4.2 timing compliance, programmable FIFO thresholds, self-clocking oscillator (no external crystal), and 5.0 V-tolerant I/O for direct interfacing with legacy host controllers.
Technical Context
The SEC1200-CN-02-TR implements a hardened 8051 core running at up to 16 MHz, with three 16-bit timers, JTAG debug, and on-chip power management. Its Smart Card interface includes dedicated protocol timers (Guard, CWT, Timeout) and hardware-managed activation/deactivation sequences compliant with EMV 4.2.
USB functionality uses an integrated full-speed PHY and device controller with five configurable endpoints (bulk/interrupt), while SPI supports master/slave modes at ≤12 MHz and UART provides standard PC baud rates plus 1 Mbaud. All peripherals are memory-mapped via SFR/XDATA space for deterministic register access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Card Interfaces | Two independent ISO/IEC 7816 ports supporting T=0/T=1 protocols and Class A/B/C/AB cards (1.8 V/3.0 V/5.0 V) |
| USB Interface | Full-speed (12 Mbps) USB 2.0 device controller with integrated 1.5 kΩ pull-up resistor and five programmable endpoints |
| Microcontroller Core | Enhanced 8051 with ~9× instruction throughput vs. standard 80C51; max 16 MHz clock; 16 KB OTP ROM, 1.5 KB RAM |
| ETU Rate Support | Programmable up to 826 Kbps - enables high-throughput card transactions without software overhead |
| FIFO Depth | 259-byte full-packet transmit/receive FIFO per smart card interface with byte-granular threshold programming |
| Supply Voltage | 3.0 V to 5.5 V input; internal regulators generate 5.0 V, 3.0 V, and 1.8 V for smart card power; 4.8 V comparator disables Class A if supply drops below threshold |
| ESD Protection | JESD22-A114D (±2 kV HBM) and JESD22-A115A (200 V MM) compliant on all smart card pins |
Pinout & Package
SEC1200-CN-02-TR is housed in a 24-pin QFN package (5 mm × 5 mm body, 0.8 mm height, 0.4 mm pitch) with exposed thermal pad. Pinout is defined per Figure 5 of SMSC SEC1100/SEC1200 Revision 1.0 (12-08-11).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD33 | Core Power Supply | 3.3 V supply for USB PHY, digital logic, and internal regulators; decoupling required |
| VDD50 | Analog/IO Power Supply | 5.0 V input for smart card regulators and 5.0 V-tolerant GPIO; supports Class A card operation |
| SC1VCC / SC2VCC | Smart Card Power Outputs | Dedicated regulated outputs (1.8/3.0/5.0 V) per slot; hardware-controlled activation/deactivation per EMV |
| D+ / D− | USB Differential Pair | Full-speed USB 2.0 physical interface; integrated termination and pull-up resistor on D+ |
| SCLK / MOSI / MISO / SS | SPI Interface Signals | Configurable as master or slave; supports ≤12 MHz clock; separate SS for each peripheral |
| TXD / RXD / RTS / CTS | UART Interface Signals | 16550-compatible interface with hardware flow control; supports 1 Mbaud non-PC rate |
| RESET# | Active-Low Reset Input | Asynchronous reset assertion resets CPU, USB state machine, and smart card controllers simultaneously |
Key Features
| Feature | Design Value |
|---|---|
| Dual Smart Card Support | Independent ISO/IEC 7816 interfaces with separate power regulation, protocol timers, and FIFOs - enables simultaneous card operations in multi-application readers |
| EMV Timing Compliance | Hardware-enforced Guard Time, Character Wait Time (CWT), and Block Wait Time (BWT) per EMV 4.2 - eliminates software timing calibration burden |
| Self-Clocking Oscillator | Integrated 48 MHz oscillator requires no external crystal or resonator - reduces BOM count and PCB area in cost-sensitive designs |
| Smart Card Power Management | Hardware-guaranteed deactivation sequence on card removal, over-current detection with interrupt, and synchronous card support - ensures safe hot-plug operation |
| USB Endpoint Flexibility | Five programmable bulk/interrupt endpoints with selectable buffer sizes (8/16/32/64 bytes) - supports custom HID, CCID, or vendor-class descriptors |
Applications
| Financial Point-of-Sale Terminal | Government ID Reader |
|---|---|
Use Scenario: Dual-slot reader in EMV-compliant payment terminal accepting chip-and-PIN and contactless coexistence cards. IC Role / Device Role / Timing Role: Primary smart card bridge managing both card interfaces, USB CCID class communication with host PC, and real-time EMV timing enforcement. Use Value: Eliminates need for discrete microcontroller + USB transceiver + dual smart card controllers - reduces component count by ≥7 parts and simplifies firmware development. | Use Scenario: National eID card reader used at border control kiosks requiring simultaneous authentication of citizen and biometric data cards. IC Role / Device Role / Timing Role: Secure bridge between two ISO/IEC 7816 cards and host system via USB; handles T=0/T=1 protocol negotiation and EMV-compliant timeouts. Use Value: Hardware-based card deactivation and ESD protection meet ICAO Doc 9303 security requirements without external protection circuitry. |
| Secure Access Control Panel | Healthcare Smart Card Station |
Use Scenario: Wall-mounted access panel reading employee smart cards and issuing door unlock commands via SPI-connected MCU. IC Role / Device Role / Timing Role: SPI slave bridging smart card data to local controller; manages card power sequencing and protocol handshaking autonomously. Use Value: Offloads ISO/IEC 7816 timing-critical tasks from host MCU - frees ≥30% CPU cycles for real-time door lock actuation and audit logging. | Use Scenario: Hospital bedside station reading patient health insurance and electronic prescription cards via UART-connected medical tablet. IC Role / Device Role / Timing Role: UART-to-smart-card bridge operating at 115.2 kbps or 1 Mbaud; handles automatic parity recovery and procedure byte filtering for T=0. Use Value: Enables direct UART connection to low-cost ARM tablets without USB host stack - cuts integration time by 40% versus USB-based alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card bridge applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SEC1202-HZE-02-TR | 48-pin QFN; adds second SPI interface and SAM2 interface; same core, dual smart card, USB, UART | Targeted for high-security systems requiring secure element co-processing (SAM2) and dual SPI peripherals | Select SEC1202-HZE-02-TR only when SAM2 interface or second SPI bus is required; otherwise SEC1200-CN-02-TR offers lower cost and smaller footprint |
| ACS ACR39U-S1 | Discrete USB smart card reader module (not IC); pre-certified CCID; no SPI/UART; fixed firmware | Plug-and-play USB device for end-user deployment; no embedded firmware development or board-level integration | Choose ACS ACR39U-S1 for rapid field deployment where customization is unnecessary; SEC1200-CN-02-TR is required for OEM designs needing SPI/UART flexibility or dual-card firmware control |
Compared with SEC1202-HZE-02-TR, SEC1200-CN-02-TR saves 24 pins and 30% board area while retaining identical dual smart card, USB, and UART functionality; versus ACS ACR39U-S1, it enables full firmware customization and multi-interface routing but requires complete driver and security stack development.
Availability
SEC1200-CN-02-TR is available at Aetrix Electronics and suitable for financial point-of-sale terminals, government ID readers, and secure access control panels requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for SEC1200-CN-02-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
SMSC (Standard Microsystems Corporation) was a fabless semiconductor company specializing in connectivity, embedded control, and interface solutions before its acquisition by Microchip Technology in 2012.
The SEC1200 product line was designed specifically for secure, standards-compliant smart card bridge applications in financial, identity, and healthcare markets - integrating USB, SPI, UART, and dual ISO/IEC 7816 interfaces into a single programmable SoC.
FAQ
What is the maximum supported ETU rate for SEC1200-CN-02-TR?
The SEC1200-CN-02-TR supports programmable ETU rates up to 826 Kbps, enabling high-throughput smart card transactions while maintaining full ISO/IEC 7816 and EMV 4.2 compliance. This rate is achieved through hardware-based ETU generation independent of CPU load, ensuring deterministic timing even during concurrent USB or SPI transfers. The SEC1200-CN-02-TR's ETU engine supports both current and proposed rates defined in EMV specifications.
Does SEC1200-CN-02-TR require an external crystal oscillator?
No, the SEC1200-CN-02-TR integrates a self-clocking 48 MHz oscillator and requires no external crystal or resonator. This internal clock drives the 8051 core, USB PHY, and smart card interfaces, reducing bill-of-materials cost and PCB layout complexity. The oscillator is factory-trimmed for ±1.5% accuracy across temperature and voltage, meeting USB full-speed timing requirements without external components.
How does SEC1200-CN-02-TR handle smart card power management?
The SEC1200-CN-02-TR provides fully autonomous smart card power management via dedicated regulators generating 1.8 V, 3.0 V, and 5.0 V outputs per slot (SC1VCC/SC2VCC). It includes hardware-enforced activation/deactivation sequences, over-current detection with interrupt, and synchronous card support - all compliant with EMV timing constraints. The SEC1200-CN-02-TR also disables Class A card support if VDD50 falls below 4.8 V, using an internal comparator.
Is SEC1200-CN-02-TR compatible with USB CCID class drivers?
Yes, the SEC1200-CN-02-TR implements a USB full-speed device controller configured to support the USB CCID (Chip/Smart Card Interface Device) class specification. Its five programmable endpoints and memory-mapped register interface allow firmware to implement standard CCID command/response structures, enabling plug-and-play compatibility with Windows Smart Card Resource Manager and Linux pcscd without custom driver development.
What smart card protocols and classes does SEC1200-CN-02-TR support?
The SEC1200-CN-02-TR supports both T=0 and T=1 protocols per ISO/IEC 7816-3 and is fully compliant with EMV 4.2 timing parameters. It handles Class A (5.0 V), Class B (3.0 V), Class C (1.8 V), and Class AB (dual-voltage) smart cards via independent voltage regulation per slot. Protocol timers (Guard Time, CWT, BWT), automatic parity recovery, and internal procedure byte filtering are implemented in hardware for guaranteed compliance.
SEC1200-CN-02-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Smart Card
- Interface:
- SPI, UART, USB
- Voltage - Supply:
- -
- Supplier Device Package:
- 24-QFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
SEC1200-CN-02-TR FAQ
1.How can I place an order for SEC1200-CN-02-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for SEC1200-CN-02-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SEC1200-CN-02-TR reliable?
The price and inventory of SEC1200-CN-02-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SEC1200-CN-02-TR is usually 5 days.
3.What payment methods are accepted for SEC1200-CN-02-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SEC1200-CN-02-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SEC1200-CN-02-TR?
SEC1200-CN-02-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SEC1200-CN-02-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SEC1200-CN-02-TR?
For technical support, including SEC1200-CN-02-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SEC1200-CN-02-TR requirements.
6.How does Aetrix verify that SEC1200-CN-02-TR is sourced from the original manufacturer or authorized distributors?
All SEC1200-CN-02-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SEC1200-CN-02-TR meets industry standards.
7.What is the process for return or replacement of SEC1200-CN-02-TR?
All SEC1200-CN-02-TR units undergo pre-shipment inspection (PSI). If there is an issue with SEC1200-CN-02-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SEC1200-CN-02-TR part is unused and in its original packaging.
Return procedure for SEC1200-CN-02-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SEC1200-CN-02-TR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

