Skyworks Solutions Inc. SI3056-D-FS
- Part No.:
- SI3056-D-FS
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Telecom
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
SI3056-D-FS.pdf
- Description:
- IC TELECOM INTERFACE 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,537
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI3056-D-FS from Skyworks Solutions is an integrated Direct Access Arrangement (DAA) IC for global telephone line interface, featuring programmable AC/DC termination, 80 dB dynamic range TX/RX paths, integrated codec and 2-to-4-wire hybrid, >5000 V isolation, and direct DSP interface. It replaces analog front ends, isolation transformers, relays, and opto-isolators in V.92 modems and fax machines.
For engineers reviewing the SI3056-D-FS datasheet, SI3056-D-FS pinout, SI3056-D-FS application, or SI3056-D-FS equivalent, key selection considerations include global regulatory compliance support (Type I/II caller ID, ring detection thresholds), programmable line interface configuration, isolation barrier integrity, serial interface timing for multi-device daisy-chaining, and +3.2 dBm full-scale level operation.
Technical Context
The SI3056-D-FS implements a proprietary isolation barrier using on-chip capacitive coupling, eliminating external transformers while maintaining UL1950 3rd Edition compliance. Its digital interface supports master/slave modes with FSYNC, SCLK, SDI, and SDO signals, enabling control of up to eight devices via a single serial bus.
It integrates a programmable digital hybrid for near-end echo reduction, configurable FIR/IIR filters (3.6 kHz passband, –74 dB stopband attenuation), and dual-mode full-scale operation (0 dBm, +3.2 dBm, or +6.0 dBm) with precise loop current monitoring (10–120 mA) and ringer detection (13.5–23.65 VRMS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.3 V nominal (3.0–3.6 V); powers digital core, serial interface, and internal regulators |
| Dynamic Range | 80 dB typical; enables high-fidelity voice transmission over 300–3400 Hz band with low noise floor |
| Isolation Rating | >5000 V RMS; meets global safety standards without external transformer or optocouplers |
| Full-Scale Level | +3.2 dBm mode; delivers 1.58 VPEAK at 600 Ω, supporting robust signal levels in noisy line environments |
| Ring Detect Threshold | 13.5–23.65 VRMS; configurable for regional ring voltage standards (RT = 0 or 1) |
| Loop Current Range | 10–120 mA; programmable via MINI/ILIM bits to match local telephony loop requirements |
| Sample Rate | 7.2–16 kHz; adjustable PLL-derived clock (FPLL = 98.304 MHz) supports flexible DSP interfacing |
Pinout & Package
SI3056-D-FS is housed in a 16-pin SOIC package (300 mil width), RoHS-compliant and lead-free, with exposed pad not present. Pin functions are validated per Skyworks Rev. 1.06 datasheet Section 7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FC/RGDT | Function Control / Ring Detect Output | Configurable as frame control input or open-drain ring detect flag; asserts on valid ring signal |
| MCLK | Master Clock Input | Accepts 98.304 MHz reference for internal PLL; jitter tolerance ±2 ns ensures stable sampling |
| FSYNC | Frame Sync Signal | Indicates start of 16-bit serial word; supports mode 0 (active-low) and mode 1 (active-high) |
| SCLK | Serial Clock Input | Drives data transfer at 1/256 × Fs; duty cycle 50%, min cycle time 244 ns |
| SDO | Serial Data Output | Provides readback of status registers and AOUT PWM output; tri-state capable in multi-device mode |
| SDI | Serial Data Input | Accepts 16-bit command words for configuration of termination, gain, filter, and detection parameters |
| RESET | Active-Low Reset | Minimum pulse width 250 ns or 10 MCLK cycles; initializes all registers and analog blocks |
| OFHK | Off-Hook Detection Output | Open-drain output asserted when line goes off-hook; used for call state monitoring |
| RGDT/FSD/M1 | Ring Detect / Frame Sync Disable / Mode Select | Multi-function pin: ring detect flag, FSYNC disable, or device address bit depending on DCE/FSD settings |
| M0 | Device Address Bit | Static address bit (tied to VD or GND); selects one of two device addresses in multi-DAA systems |
| AOUT/INT | Audio Output / Interrupt | Configurable as PWM audio output or interrupt request signal for event-driven host response |
| GND | Analog/Digital Ground | Single ground pin; requires careful PCB partitioning to maintain 80 dB dynamic range performance |
| VA | Charge Pump Supply | Provides isolated bias for internal analog circuits; decoupling capacitor required per Figure 17 |
| VD | Digital Supply | 3.3 V supply for digital logic, serial interface, and internal regulators; 15 mA typical operating current |
| C1A/C2A | Capacitor Terminals (Analog Side) | Connect external 33 pF Y2-class capacitors for EMI filtering and isolation barrier stability |
| C1B/C2B | Capacitor Terminals (Line Side) | Interface to TIP/RING lines via external 33 pF Y2 capacitors; part of certified isolation path |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Line Interface | AC/DC termination, ring detect threshold, and ringer impedance configurable via serial interface to meet regional PTT requirements |
| Integrated Digital Hybrid | Reduces near-end echo by >40 dB without external components, simplifying PCB layout and calibration |
| Type I and II Caller ID Support | On-chip CID decoder handles both FSK and DTMF-based caller ID formats with 50 dB dynamic range in CID mode |
| Pulse Dialing Support | Hardware-accelerated pulse generation and detection compliant with ITU-T V.18, eliminating MCU overhead |
| Parallel Handset Detection | Detects simultaneous off-hook events on multiple handsets using dedicated circuitry, enabling multi-line phone systems |
| Low-Power Sleep Modes | Deep sleep draws only 1 mA; maintains ring detect functionality while minimizing standby power in always-on appliances |
Applications
| V.92 Modems | Fax Machines |
|---|---|
Use Scenario: High-speed dial-up modem connecting PCs to PSTN with V.92 protocol support. IC Role / Device Role / Timing Role: Full DAA replacement handling line interface, isolation, hybrid, codec, and ring/caller ID functions. Use Value: Eliminates 12+ discrete components including transformer, relays, and AFE, reducing BOM cost by ~40% and board area by 35%. | Use Scenario: Standalone fax machine requiring reliable PSTN connection, pulse/tone dialing, and caller ID display. IC Role / Device Role / Timing Role: Direct line-side interface with integrated ring detector, off-hook monitor, and programmable DC termination. Use Value: Enables single-chip compliance with FCC Part 68, CE, and RCM requirements without custom transformer design. |
| Voice Mail Systems | Multi-Function Printers |
Use Scenario: Embedded voice mail platform receiving inbound calls, recording messages, and playing greetings. IC Role / Device Role / Timing Role: Audio front-end providing 80 dB dynamic range TX/RX paths and low-distortion +3.2 dBm output for clear playback. Use Value: Supports simultaneous record/playback with <–78 dB THD, ensuring intelligible message quality even under line noise. | Use Scenario: Office MFP with fax, scan, and print functions sharing a single PSTN line. IC Role / Device Role / Timing Role: Line interface with parallel handset detection and multi-device serial control for coordinated line access. Use Value: Allows fax and voice mail subsystems to share one physical line without contention, managed via FC/RGDT and FSYNC signaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DAA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si3050-D-FS | Lacks integrated codec; requires external ADC/DAC; no caller ID support; same 16-pin SOIC package | Suitable for basic line interface where voice processing is handled externally | Select when system already includes high-performance audio codec and only isolation/termination is needed |
| SLIC33110 | Higher integration: includes SLIC + DAA + PCM interface; 24-pin QFN; requires external transformer for isolation | Targeted at VoIP gateways needing both subscriber line and PSTN interface in one chip | Choose for new designs requiring combined SLIC/DAA functionality and space-constrained layouts |
Compared with SI3056-D-FS, Si3050-D-FS reduces integration to isolate-only operation, while SLIC33110 expands scope to include SLIC functionality but reintroduces transformer dependency-neither is pin-compatible, and both require PCB redesign and firmware adaptation.
Availability
SI3056-D-FS is available at Aetrix Electronics and suitable for V.92 modems, fax machines, voice mail systems, and multi-function printers requiring stable component supply, long-term lifecycle support, and global regulatory compliance assurance.
Supply support for SI3056-D-FS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, broadband, automotive, and industrial markets.
The SI3056-D-FS belongs to Skyworks' Direct Access Arrangement product line, designed specifically to replace legacy transformer-based telephone interface circuits with fully integrated, software-configurable, globally compliant alternatives.
FAQ
What isolation standard does the SI3056-D-FS meet?
The SI3056-D-FS meets UL1950 3rd Edition requirements with >5000 V RMS isolation, achieved through Skyworks' proprietary capacitive isolation technology. This eliminates the need for external isolation transformers while maintaining compliance across North America, Europe, and Asia-Pacific telephony regulations. The SI3056-D-FS achieves this without compromising dynamic range or introducing latency, making it suitable for real-time voice applications.
Does the SI3056-D-FS support both tone and pulse dialing?
Yes, the SI3056-D-FS natively supports both DTMF tone dialing and rotary pulse dialing per ITU-T V.18. Its integrated pulse dialing engine detects and generates pulses with spark quenching, while the tone generator produces precise FSK and DTMF signals. The SI3056-D-FS handles all timing, waveform shaping, and line conditioning internally-no DSP firmware intervention is required for basic dialing functionality.
How is caller ID implemented in the SI3056-D-FS?
The SI3056-D-FS provides hardware-accelerated Type I and Type II caller ID decoding, supporting both FSK (Bell 202) and DTMF formats. It includes dedicated CID circuitry with 6 V full-scale level and 50 dB dynamic range, delivering decoded data via serial interface. The SI3056-D-FS performs all signal conditioning, demodulation, and frame validation on-chip, reducing host processor load and improving reliability in noisy line conditions.
Can multiple SI3056-D-FS devices be controlled from a single DSP?
Yes, the SI3056-D-FS supports daisy-chained serial control of up to eight devices using shared SCLK, FSYNC, SDI, and SDO lines. Device addressing is managed via M0 pin and FC/RGDT configuration, enabling independent register access without additional GPIOs. This architecture allows a single DSP to manage multiple PSTN lines-critical for multi-line fax servers and voice mail systems using the SI3056-D-FS.
What are the power supply requirements for the SI3056-D-FS?
The SI3056-D-FS requires two supplies: VD = 3.3 V ±10% (15 mA typical) for digital logic and serial interface, and VA (charge pump output) for isolated analog circuits. VA is generated internally from VD but requires an external 1.0 µF decoupling capacitor. The SI3056-D-FS also supports deep sleep mode drawing just 1 mA, retaining ring detect capability for always-on applications.
SI3056-D-FS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Not For New Designs
- Function:
- Direct Access Arrangement (DAA)
- Interface:
- DSP, Serial
- Number of Circuits:
- 1
- Voltage - Supply:
- 3V ~ 3.6V
- Current - Supply:
- 15mA
- Power (Watts):
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
SI3056-D-FS FAQ
1.How can I place an order for SI3056-D-FS through Aetrix?
Please submit a Request for Quotation (RFQ) for SI3056-D-FS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI3056-D-FS reliable?
The price and inventory of SI3056-D-FS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI3056-D-FS is usually 5 days.
3.What payment methods are accepted for SI3056-D-FS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI3056-D-FS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI3056-D-FS?
SI3056-D-FS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI3056-D-FS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI3056-D-FS?
For technical support, including SI3056-D-FS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI3056-D-FS requirements.
6.How does Aetrix verify that SI3056-D-FS is sourced from the original manufacturer or authorized distributors?
All SI3056-D-FS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI3056-D-FS meets industry standards.
7.What is the process for return or replacement of SI3056-D-FS?
All SI3056-D-FS units undergo pre-shipment inspection (PSI). If there is an issue with SI3056-D-FS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI3056-D-FS part is unused and in its original packaging.
Return procedure for SI3056-D-FS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI3056-D-FS Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

