Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Telecom

Skyworks Solutions Inc. SI32919-A-GS

Name: SI32919-A-GS
Brand: Skyworks Solutions Inc.
SKU: SI32919-A-GS
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI32919-A-GS

Manufacturer:: Skyworks Solutions Inc.

Category:: Telecom

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: SI32919-A-GS.pdf

Description:: IC TELECOM INTERFACE 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,430

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI32919-A-GS from Skyworks Solutions is a single-channel foreign exchange office (FXO) line-side telephony interface IC implementing full BORSCHT functions with patented capacitive isolation, –136 V battery voltage rating, 16-pin SOIC package, and support for ring detection, pulse dialing, and on-hook line monitoring in VoIP gateways and analog terminal adapters.

For engineers reviewing the SI32919-A-GS datasheet, SI32919-A-GS pinout, SI32919-A-GS application, or SI32919-A-GS equivalent, this device serves as a line-side FXO companion to Si3217x FXS ICs-enabling isolated, low-power, globally programmable telephony interfaces compliant with ITU-T and ETSI standards for CPE and SOHO systems.

Technical Context

The SI32919-A-GS integrates an isolated FXO interface with programmable DC termination (up to 40 V), AC termination, ring detection circuitry with three sensitivity thresholds (15/21.5/45 V_RMS), and configurable loop current control (10–60 mA). It supports full-duplex PCM audio at 8 kHz sampling with digital FIR/IIR filtering and caller ID decoding capability.

Its isolation barrier enables seamless interoperability with Si3217x FXS devices without external optocouplers or transformers, while its low-leakage on-hook mode (<5 µA) and sleep-mode supply current (6.3 mA) optimize power in always-on residential gateways.

Key Specifications

Parameter	Value and Actual Design Meaning
Battery Voltage Rating	–136 V nominal; supports high-voltage ringing detection and robust line-state handling in long-loop deployments.
Ring Detection Threshold	Configurable: 15 V_RMS, 21.5 V_RMS, or 45 V_RMS; enables reliable ring capture across global PSTN variants.
On-Hook Leakage Current	<5 µA; minimizes standby power draw and prevents false off-hook detection in battery-backed or energy-sensitive designs.
Loop Current Range	10–60 mA (ILIM = 1); supports flexible line-feeding for diverse loop lengths and regulatory compliance (e.g., FCC Part 68).
Transmit/Receive Full-Scale Level	+6.0 dBm (FULL2 = 1); delivers high dynamic range and headroom for clear voice transmission into 600 Ω loads.
Dynamic Range	80 dB (300–3400 Hz); ensures high-fidelity audio performance with low noise floor in both TX and RX paths.
Caller ID Full-Scale Level	1.5 V_PK; matches enhanced CID circuit requirements for accurate FSK demodulation and data recovery.

Pinout & Package

SI32919-A-GS is housed in a 16-pin SOIC package (5.3 mm × 10.2 mm, 1.27 mm pitch) with exposed pad thermal enhancement. Pin assignments are validated per Skyworks Rev. 1.5 datasheet Section 7 ("Pin Descriptions: Si3291x").

Pin/Terminal	Circuit Role	Design Meaning
1 (QE)	Ring Detect Output	Open-drain active-low signal indicating valid ring event; directly interfaces to host processor GPIO with pull-up.
2 (DCT)	DC Termination Control	Configures DC termination voltage (6–40 V) and current limit via register-controlled HVIC state machine.
3 (RX)	PCM Receive Data Input	Serial PCM data input (GCI/PCM mode); synchronized to FSYNC and PCLK for 8 kHz time-slot alignment.
4 (IB)	Current Sense Feedback	Analog monitor of loop current; used for closed-loop linefeed control and fault detection (e.g., short/open).
5 (C1B)	Capacitor Terminal B	Connects to isolation capacitor C1B; forms part of patented capacitive isolation barrier with Si3217x FXS side.
6 (C2B)	Capacitor Terminal B	Connects to isolation capacitor C2B; completes differential capacitive coupling path for signal and power transfer.
7 (VREG)	Internal Regulator Output	3.3 V regulated supply for internal logic; powers SPI interface and control circuitry; requires local 1 µF decoupling.
8 (RNG1)	Ring Detect Input 1	Primary AC-coupled ring sense node; referenced to IGND; used with internal comparator for threshold validation.
9 (DCT2)	Secondary DC Termination	Supports dual-mode DC termination configuration; enables adaptive linefeed under varying loop conditions.
10 (DCT3)	Tertiary DC Termination	Extends DC termination flexibility for specialized regulatory or legacy line requirements (e.g., UK BT).
11 (QB)	Isolation Barrier Clock B	High-frequency clock output driving capacitive isolation barrier; synchronizes data transfer across isolation boundary.
12 (QE2)	Secondary Ring Detect Output	Redundant ring detect flag; provides fail-safe indication or supports dual-ring monitoring in multi-line systems.
13 (SC)	System Clock Input	Accepts 8.192 MHz or 16.384 MHz master clock; drives internal PLL for precise PCM timing generation.
14 (VREG2)	Secondary Regulator Output	Dedicated 3.3 V rail for analog front-end; isolated from VREG to reduce digital noise coupling into sensitive RX path.
15 (RNG2)	Ring Detect Input 2	Secondary AC ring sense path; enables differential ring detection or alternate termination topologies.
16 (IGND)	Isolation Ground Reference	Ground reference for isolation barrier and analog sensing; must be separated from digital ground to maintain >5 kV isolation.

Key Features

Feature	Design Value
Patented Capacitive Isolation	Enables transformerless, >5 kV reinforced isolation between FXO and FXS sides-eliminating BOM cost, size, and EMI concerns of magnetic solutions.
Programmable Ring Detection	Three selectable AC voltage thresholds (15/21.5/45 V_RMS) allow precise tuning to regional ring signals without hardware changes.
Low-Power Sleep Mode	6.3 mA system-side supply current in FXO sleep mode reduces total gateway standby consumption for Energy Star compliance.
Enhanced Caller ID Support	1.5 V_PK full-scale level and 62 dB dynamic range enable robust FSK demodulation of North American and European CID formats.
Configurable DC Termination	Software-selectable termination voltages (6–40 V) and current limits (10–60 mA) simplify design for global PSTN interface certification.

Applications

VoIP DSL Gateways	Analog Terminal Adapters (ATA)
Use Scenario: Residential broadband gateway connecting PSTN line to IP network for voice service. IC Role / Device Role / Timing Role: FXO line interface performing ring detection, loop closure, on-hook monitoring, and PCM audio conversion. Use Value: Enables certified, low-power, transformerless PSTN interface with <5 µA on-hook leakage and programmable ring sensitivity.	Use Scenario: Small-office device bridging legacy analog phones to VoIP PBX or cloud telephony platforms. IC Role / Device Role / Timing Role: Line-side transceiver providing isolated BORSCHT functions including pulse dialing and spark quenching. Use Value: Supports FCC Part 68 and ETSI EN 300 386 compliance with configurable DC termination up to 40 V and 60 mA loop current.
Wireless Local Loop (WLL)	Integrated Access Devices (IAD)
Use Scenario: Rural telecom base station using wireless backhaul but requiring wired PSTN fallback or hybrid operation. IC Role / Device Role / Timing Role: Isolated FXO interface enabling reliable ring validation and receive overload detection in noisy RF environments. Use Value: Delivers 80 dB dynamic range and –78 dB THD for clear voice quality despite co-located RF transceivers.	Use Scenario: Carrier-grade multi-service unit aggregating voice, data, and fax over single TDM or packet infrastructure. IC Role / Device Role / Timing Role: High-reliability FXO channel supporting parallel handset detection and metallic loop testing (MLT). Use Value: Integrates in-circuit testing, ring validation, and transhybrid balance (30 dB @ 1 kHz) for carrier-grade diagnostics and maintenance.

VoIP DSL Gateways

Analog Terminal Adapters (ATA)

Use Scenario: Residential broadband gateway connecting PSTN line to IP network for voice service.

IC Role / Device Role / Timing Role: FXO line interface performing ring detection, loop closure, on-hook monitoring, and PCM audio conversion.

Use Value: Enables certified, low-power, transformerless PSTN interface with <5 µA on-hook leakage and programmable ring sensitivity.

Use Scenario: Small-office device bridging legacy analog phones to VoIP PBX or cloud telephony platforms.

IC Role / Device Role / Timing Role: Line-side transceiver providing isolated BORSCHT functions including pulse dialing and spark quenching.

Use Value: Supports FCC Part 68 and ETSI EN 300 386 compliance with configurable DC termination up to 40 V and 60 mA loop current.

Wireless Local Loop (WLL)

Integrated Access Devices (IAD)

Use Scenario: Rural telecom base station using wireless backhaul but requiring wired PSTN fallback or hybrid operation.

IC Role / Device Role / Timing Role: Isolated FXO interface enabling reliable ring validation and receive overload detection in noisy RF environments.

Use Value: Delivers 80 dB dynamic range and –78 dB THD for clear voice quality despite co-located RF transceivers.

Use Scenario: Carrier-grade multi-service unit aggregating voice, data, and fax over single TDM or packet infrastructure.

IC Role / Device Role / Timing Role: High-reliability FXO channel supporting parallel handset detection and metallic loop testing (MLT).

Use Value: Integrates in-circuit testing, ring validation, and transhybrid balance (30 dB @ 1 kHz) for carrier-grade diagnostics and maintenance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar FXO line interface applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si32918-A-GS	–110 V battery rating; lower maximum ring detection threshold (15/21.5/40.5 V_RMS); identical pinout and register map.	Suitable for shorter loops and regions with lower ringing voltage standards (e.g., Japan, some EU countries).	Select when system-level ringing voltage does not exceed –110 V and lower ring sensitivity suffices.
SLIC2008-16	Non-isolated FXO; requires external transformer or optocoupler; 16-pin SOIC but different pin assignment and control interface.	Used in cost-sensitive designs where isolation is implemented externally or not required by regulation.	Choose only if board layout allows transformer placement and isolation certification is handled separately.

Compared with SI32919-A-GS, Si32918-A-GS offers reduced voltage headroom but identical software compatibility, while SLIC2008-16 lacks integrated isolation-requiring additional components and PCB area for equivalent safety and noise immunity.

Availability

SI32919-A-GS is available at Aetrix Electronics and suitable for VoIP DSL gateways, analog terminal adapters, and integrated access devices requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing for production programs.

Supply support for SI32919-A-GS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for infrastructure, automotive, and mobile markets.

The SI32919-A-GS belongs to the ProSLIC® FXO product line, designed specifically to provide isolated, programmable, and standards-compliant line-side telephony interfaces for next-generation VoIP and converged communication systems.

FAQ

What is the primary function of the SI32919-A-GS in a telephony system?

The SI32919-A-GS serves as a foreign exchange office (FXO) line interface IC that connects equipment to the public switched telephone network (PSTN). It performs essential BORSCHT functions-including battery feed, overvoltage protection, ringing, supervision, coding, hybrid, and testing-with integrated capacitive isolation. The SI32919-A-GS enables reliable ring detection, loop current control, and PCM audio conversion in VoIP gateways and analog terminal adapters.

Does the SI32919-A-GS require external isolation components?

No, the SI32919-A-GS incorporates Skyworks' patented capacitive isolation technology, eliminating the need for external transformers, optocouplers, or discrete isolation circuitry. Its isolation barrier provides >5 kV reinforced insulation between the line side and system side, and it is designed to interoperate seamlessly with Si3217x FXS devices. This integration reduces bill-of-materials cost and PCB footprint while maintaining regulatory compliance.

What are the supported ring detection voltage thresholds for the SI32919-A-GS?

The SI32919-A-GS supports three programmable ring detection thresholds: 15 V_RMS, 21.5 V_RMS, and 45 V_RMS, selectable via register configuration. These thresholds correspond to common global PSTN ringing standards-including North American (20–30 V_RMS), European (70–90 V_PK ≈ 50 V_RMS), and legacy systems. The SI32919-A-GS uses dedicated RNG1/RNG2 inputs and internal comparators to validate ring presence with ±4 mA accuracy.

How does the SI32919-A-GS manage power in low-activity states?

The SI32919-A-GS features multiple low-power operating modes: full power down (0.1 mA), sleep mode (6.3 mA), and automatic power save during on-hook states (12.5–26.3 mA depending on configuration). Its on-hook leakage current is specified at <5 µA, minimizing standby consumption in always-on residential gateways. The SI32919-A-GS also supports dynamic loop current scaling and selective block shutdown to further optimize system-level energy efficiency.

Can the SI32919-A-GS be used alongside Si3217x FXS devices without hardware modification?

Yes-the SI32919-A-GS is explicitly designed as a pin-compatible and register-compatible FXO companion to the Si3217x FXS family. It shares the same isolation interface (C1B/C2B, QB/QE), SPI/PCM timing protocol, and ProSLIC API framework. When paired with Si32179-A-GS or Si32178-A-GS, the SI32919-A-GS enables a complete, transformerless, single-chip FXS/FXO solution with no PCB layout changes required beyond capacitor placement.

SI32919-A-GS Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: ProSLIC®

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Obsolete

Function:: Subscriber Line Interface Concept (SLIC), CODEC

Interface:: -

Number of Circuits:: 1

Voltage - Supply:: 3.13V ~ 3.47V

Current - Supply:: 25mA

Power (Watts):: -

Operating Temperature:: 0°C ~ 70°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

SI32919-A-GS FAQ

1.How can I place an order for SI32919-A-GS through Aetrix?

Please submit a Request for Quotation (RFQ) for SI32919-A-GS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI32919-A-GS reliable?

The price and inventory of SI32919-A-GS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI32919-A-GS is usually 5 days.

3.What payment methods are accepted for SI32919-A-GS?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI32919-A-GS transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI32919-A-GS?

SI32919-A-GS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI32919-A-GS order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI32919-A-GS?

For technical support, including SI32919-A-GS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI32919-A-GS requirements.

6.How does Aetrix verify that SI32919-A-GS is sourced from the original manufacturer or authorized distributors?

All SI32919-A-GS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI32919-A-GS meets industry standards.

7.What is the process for return or replacement of SI32919-A-GS?

All SI32919-A-GS units undergo pre-shipment inspection (PSI). If there is an issue with SI32919-A-GS, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI32919-A-GS part is unused and in its original packaging.

Return procedure for SI32919-A-GS:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…