Skyworks Solutions Inc. SI3500-A-GM
- Part No.:
- SI3500-A-GM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 20-VQFN Exposed Pad
- Datasheet:
-
SI3500-A-GM.pdf
- Description:
- IC REG BUCK ADJ 400MA 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,211
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI3500-A-GM from Silicon Laboratories is a highly-integrated 42–57 V input DC-DC converter IC with integrated PWM controller, 0.3–0.86 Ω switching N-FET, dual-level hot-swap switch (140 mA inrush / 400 mA operating), and configurable non-isolated or isolated topology support. It delivers up to 10 W output power with adjustable 1.8–12 V output voltage and operates at 350 kHz fixed frequency - used in Power over Ethernet power sourcing supplies such as Si3452.
For engineers reviewing the SI3500-A-GM datasheet, SI3500-A-GM pinout, SI3500-A-GM application, or SI3500-A-GM equivalent, key selection considerations include its 5x5 mm QFN-20 package, integrated 65 V input clamp, dual-current-limit hot-swap protection, soft-start control via external capacitor, and support for both buck-derived non-isolated and flyback-based isolated topologies.
Technical Context
The SI3500-A-GM integrates a constant-frequency 350 kHz PWM controller with internal precision 1.23 V feedback reference and error amplifier output (EROUT) for optocoupler-driven isolated feedback loops. Its switching FET features 0.3–0.86 Ω on-resistance and supports duty cycle limiting to 50% when ISOSSFT is tied to VDD.
It implements a two-stage hot-swap function: initial 140 mA inrush current limit during input capacitor charging, then automatic transition to 400 mA operating current limit once VHSO drops below threshold; thermal shutdown activates at 160 °C with 25 °C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 42–57 V DC - supports PoE+ and industrial 48 V rail systems with integrated 65 V Zener clamp. |
| Output Voltage Range | 1.8–12 V DC - set via external resistor divider at FB pin; regulated to ±5% tolerance in non-isolated mode. |
| Switching Frequency | 350 kHz - fixed-frequency operation enables predictable EMI filtering and compact magnetics design. |
| Max Output Power | 10 W - achievable with proper thermal management (θJA = 44 °C/W with 2 in² heat spreader). |
| Hot-Swap Current Limits | 140 mA (inrush) / 400 mA (operating) - prevents input surge damage while enabling safe startup into large capacitive loads. |
| Feedback Reference | 1.23 V DC at FB pin - internal precision reference enables accurate output regulation without external references. |
| Duty Cycle Limit | 50% max - enforced when ISOSSFT connected to VDD, preventing transformer saturation in isolated designs. |
Pinout & Package
SI3500-A-GM uses a low-profile, RoHS-compliant 5×5 mm, 20-pin QFN package with exposed thermal pad (VNEG) requiring ≥9 thermal vias to a 2 in² ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 EROUT | Error amplifier output / PWM input | Drives optocoupler LED in isolated topologies; directly interfaces with external error amplifier feedback path. |
| 2 SSFT | Soft-start output | Sinks 25 µA (non-isolated) or 13 µA (isolated) to charge external capacitor, controlling output voltage ramp rate. |
| 3 VDD | Internal 5 V supply rail | Provides regulated 4.5–5.5 V for internal circuitry and optocoupler drive; derived from input via internal LDO. |
| 4 ISOSSFT | Isolated-mode soft-start enable | Tie to VDD for non-isolated use; connect 0.1 µF to VSSA for isolated mode to ramp PWM duty cycle clamp. |
| 7 HSO | Hot-swap switch output | Source of integrated hot-swap MOSFET; connects to VNEG through internal FET; carries full load current. |
| 9 VNEG (Pad) | Negative input rail & thermal pad | Must be soldered to PCB thermal plane; electrically tied to all VSS pins and serves as primary thermal dissipation path. |
| 12 VPOS1 | High-voltage input force node | Primary HV input connection; carries full input current; referenced to VNEG for all internal protections. |
| 16 VPOS2 | High-voltage input sense node | Monitors input voltage for UVLO/UVLO hysteresis (42 V turn-on / 30 V turn-off) and overvoltage lockout. |
| 18 SWO | Switching transistor output | Drain of integrated N-channel power FET; drives external inductor or transformer primary winding. |
| 20 FB | Feedback input (non-isolated) | Connects to resistor divider from output; compares against 1.23 V internal reference to regulate output voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated hot-swap switch with dual current limits | Enables controlled inrush (140 mA) followed by robust 400 mA operating current, eliminating need for external hot-swap controllers. |
| Configurable topology support (isolated/non-isolated) | Single IC supports buck-derived non-isolated (e.g., 3.3 V for Si3452 PSE) and flyback-based isolated outputs via pin-strapping and external components. |
| Integrated 65 V input clamp and surge protection | Withstands 80 V transients (5 A, 50 µs) and meets IEC 61000-4-2 system-level ESD (±16.5 kV air), reducing external TVS requirements. |
| Thermal shutdown with hysteresis | Shuts down at 160 °C junction temperature and remains off until cooling to 135 °C, preventing thermal runaway under overload or poor heatsinking. |
| Single-capacitor soft-start control | SSFT pin sinks precise current (25 µA or 13 µA) to external capacitor, enabling programmable output voltage rise time without complex timing circuits. |
Applications
| Power over Ethernet (PoE) Power Sourcing Equipment | Industrial 48 V DC-DC Conversion |
|---|---|
|
Use Scenario: Generating 3.3 V or 5 V bias supply for PoE PSE controllers (e.g., Si3452) from 48 V midspan or endspan input. IC Role / Device Role / Timing Role: Primary DC-DC converter with integrated hot-swap, providing regulated output and input surge protection per IEEE 802.3af/at. Use Value: Eliminates discrete hot-swap IC and external PWM controller, reducing BOM count and board area in space-constrained PSE modules. |
Use Scenario: Converting 48 V factory automation or telecom rack supply to 5 V or 12 V for embedded controllers and sensors. IC Role / Device Role / Timing Role: High-voltage buck regulator with built-in UVLO (42 V turn-on), OVP, and thermal protection for unattended operation. Use Value: Enables single-chip solution for 10 W industrial rails without external gate drivers, current sense, or protection ICs. |
| Isolated Auxiliary Power Supply | Network Infrastructure Power Management |
|
Use Scenario: Providing isolated 3.3 V or 5 V for gate drivers or communication interfaces in AC/DC or DC/DC front-end stages. IC Role / Device Role / Timing Role: Flyback controller with optocoupler-coupled feedback (via EROUT), ISOSSFT-controlled soft-start, and 50% duty cycle limiting. Use Value: Achieves reinforced isolation without secondary-side controller; eliminates need for external PWM IC and bias winding. |
Use Scenario: Powering line cards, PHYs, or management ASICs in switches/routers where input hot-plug and transient immunity are critical. IC Role / Device Role / Timing Role: Input-protected, thermally managed DC-DC stage handling 42–57 V input surges and delivering stable low-voltage rails. Use Value: Integrates input surge suppression, dual-level hot-swap, and regulation - improving system reliability vs. discrete solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage DC-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5165QPWPRQ1 | 4.5–65 V input, 150 mA IOUT, no integrated hot-swap or input clamp; requires external FET and protection. | Lacks dual-level hot-swap, integrated clamp, and isolated topology support - suitable only for simpler non-isolated 5–12 V outputs. | Choose when lower cost and smaller footprint outweigh need for integrated protection and topology flexibility. |
| MAX5033BASA+ | 76 V max input, 500 mA IOUT, no integrated hot-swap or soft-start; requires external compensation and feedback. | Supports higher input voltage but lacks inrush control, thermal shutdown hysteresis, and isolated configuration capability. | Prefer for legacy 72 V telecom systems where hot-swap is handled externally and isolation is not required. |
Compared with LM5165QPWPRQ1 and MAX5033BASA+, the SI3500-A-GM uniquely combines 42–57 V operation, integrated hot-swap with dual current limits, 65 V input clamp, and native support for both isolated and non-isolated topologies - reducing total component count and improving system-level surge resilience.
Availability
SI3500-A-GM is available at Aetrix Electronics and suitable for Power over Ethernet infrastructure, industrial 48 V power conversion, and isolated auxiliary supply designs requiring stable component supply across extended temperature ranges (–40 to +85 °C).
Supply support for SI3500-A-GM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Laboratories is a U.S.-based semiconductor company specializing in mixed-signal ICs for timing, connectivity, and power management, with deep expertise in energy-efficient analog-intensive solutions.
The SI3500-A-GM belongs to Silicon Labs' high-voltage DC-DC converter product line, designed specifically for PoE power sourcing equipment and industrial 48 V systems requiring integrated protection, compact footprint, and topology flexibility.
FAQ
What is the recommended input voltage range for the SI3500-A-GM?
The SI3500-A-GM is specified for continuous operation across 42 V to 57 V DC input. Its internal 65 V Zener clamp protects against transients up to 80 V (5 A, 50 µs), making it suitable for PoE+ and industrial 48 V systems with line variation and hot-plug events. Operation outside this range may trigger undervoltage lockout (<42 V) or exceed absolute maximum ratings (>57 V).
Can the SI3500-A-GM be used in isolated flyback topologies?
Yes, the SI3500-A-GM supports isolated configurations using its EROUT pin to drive an optocoupler and ISOSSFT pin to control soft-start ramping of the PWM duty cycle clamp. When ISOSSFT is connected to VSSA via a 0.1 µF capacitor, the device enters isolated mode and limits maximum duty cycle to 50%, preventing transformer saturation - a key requirement for safe flyback operation.
How does the dual-level hot-swap function work in the SI3500-A-GM?
The SI3500-A-GM implements two distinct hot-swap current limits: a 140 mA inrush limit during initial input capacitor charging, followed by automatic transition to a 400 mA operating limit once the HSO voltage drops below threshold. This prevents input surge damage while enabling full-load operation after startup - all without external current-sense resistors or control logic.
What thermal management is required for full 10 W operation of the SI3500-A-GM?
To sustain 10 W output at full load, the SI3500-A-GM requires its VNEG thermal pad to be connected via ≥9 thermal vias to a minimum 2 in² copper heat spreader plane. With this layout, the device achieves θJA = 44 °C/W, allowing operation up to +85 °C ambient. Without adequate thermal relief, junction temperature may exceed 160 °C, triggering thermal shutdown.
Is the SI3500-A-GM still recommended for new designs?
No - the SI3500-A-GM is marked "Not Recommended for New Designs" per Silicon Labs Rev. 1.2 documentation. While fully functional and supported for existing production, new designs should evaluate Silicon Labs' newer alternatives (e.g., Si3404/Si3406 series) or consult Aetrix Electronics for qualified drop-in replacements with enhanced efficiency, integration, or lifetime assurance.
SI3500-A-GM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 20-VQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 42V
- Voltage - Input (Max):
- 57V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- 12V
- Current - Output:
- 400mA
- Frequency - Switching:
- 350kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (5x5)
SI3500-A-GM FAQ
1.How can I place an order for SI3500-A-GM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI3500-A-GM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI3500-A-GM reliable?
The price and inventory of SI3500-A-GM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI3500-A-GM is usually 5 days.
3.What payment methods are accepted for SI3500-A-GM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI3500-A-GM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI3500-A-GM?
SI3500-A-GM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI3500-A-GM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI3500-A-GM?
For technical support, including SI3500-A-GM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI3500-A-GM requirements.
6.How does Aetrix verify that SI3500-A-GM is sourced from the original manufacturer or authorized distributors?
All SI3500-A-GM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI3500-A-GM meets industry standards.
7.What is the process for return or replacement of SI3500-A-GM?
All SI3500-A-GM units undergo pre-shipment inspection (PSI). If there is an issue with SI3500-A-GM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI3500-A-GM part is unused and in its original packaging.
Return procedure for SI3500-A-GM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI3500-A-GM Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
