Skyworks Solutions Inc. SI4136-BM
- Part No.:
- SI4136-BM
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
SI4136-BM.pdf
- Description:
- IC FREQ SYNTH 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI4136-BM from Silicon Laboratories is a monolithic dual-band RF and IF synthesizer IC with integrated VCOs, loop filters, and a three-wire serial interface. It delivers RF synthesis in 2300–2500 MHz (RF1) and 2025–2300 MHz (RF2), plus IF synthesis from 62.5 MHz to 1000 MHz, enabling frequency-agile wireless transceivers for ISM-band communications.
For engineers reviewing the SI4136-BM datasheet, SI4136-BM pinout, SI4136-BM application, or SI4136-BM equivalent, this device supports rapid PLL lock (<100 µs), ultra-low standby current (1 µA), and self-tuning compensation for external inductor tolerance - critical for W-LAN IEEE 802.11 and dual-band radio designs requiring stable local oscillator generation.
Technical Context
The SI4136-BM implements three independent PLLs: two RF PLLs (RF1/RF2) with internal bond-wire inductance–defined VCO ranges and one IF PLL with externally tuned VCO center frequency (526–952 MHz). Each RF PLL includes a ÷2 prescaler before the N-divider, making phase detector frequency fφ = fREF/2R; the IF PLL uses fφ = fREF/R.
It features programmable reference divider (XINDIV2), selectable IF output division (÷1/÷2/÷4/÷8), and autonomous self-tuning that compensates for ±10% external inductor tolerance and temperature drift. Power management is supported via hardware PWDN pin and software-controlled PDIB/PDRB bits, enabling independent RF/IF section shutdown.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF1 Frequency Range | 2300–2500 MHz - fixed range optimized by internal bond-wire inductance; no external tuning required. |
| RF2 Frequency Range | 2025–2300 MHz - second dedicated RF band, selected via last-written R/N register. |
| IF Output Range | 62.5–1000 MHz - achieved via programmable IFDIV and ±5% VCO tuning around user-set center (526–952 MHz). |
| Phase Noise (RF1 @ 1 MHz offset) | –130 dBc/Hz - enables high-sensitivity receivers in dense spectral environments. |
| Supply Current (RF1+IF active) | 25.7 mA typical - supports low-power portable radios without thermal derating. |
| Standby Current | 1 µA - allows deep sleep between transmission bursts in battery-powered devices. |
| Operating Voltage | 2.7–3.6 V - compatible with single-cell Li-ion and regulated 3.3 V system rails. |
Pinout & Package
The SI4136-BM is housed in a 24-pin TSSOP package (3.5 mm × 7.8 mm, 0.65 mm pitch), optimized for RF isolation and compact wireless modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFOUT | RF Synthesizer Output | Single-ended buffer driving 50 Ω load; AC-coupled; selects RF1 or RF2 based on last-programmed divider register. |
| IFOUT | IF Synthesizer Output | Single-ended buffer supporting programmable ÷1/÷2/÷4/÷8; requires external matching network above 500 MHz. |
| IFLA / IFLB | IF VCO Tank Connection | Differential terminals for external inductor (2.2–12.0 nH); total inductance includes 2.1 nH package contribution. |
| XIN | Reference Clock Input | Accepts 2–25 MHz (XINDIV2=0) or 25–50 MHz (XINDIV2=1); CMOS or AC-coupled sine input. |
| PWDN | Hardware Power-Down Control | Active-low pin forcing full chip shutdown to 1 µA; overrides all register-based power settings. |
| SEN / SCLK / SDATA | 3-Wire Serial Interface | Asynchronous SPI-like control: SEN enables write, SCLK clocks 22-bit words (4-bit address + 18-bit data). |
| AUXOUT | Programmable Auxiliary Output | Selectable lock-detect (LDETB) or forced logic level; used for real-time PLL stability monitoring. |
| VDDR / VDDI / VDDD | Separate Supply Rails | Independent analog supplies: VDDR (RF), VDDI (IF), VDDD (digital core); minimizes supply coupling noise. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-PLL Architecture | Enables simultaneous RF/IF synthesis with zero external PLL components beyond IF inductor and decoupling caps. |
| Self-Tuning Algorithm | Compensates for ±10% external inductor tolerance and ±30°C ambient drift without firmware intervention. |
| Ultra-Fast Lock Time | ≤100 µs settling to 0.1 ppm error - eliminates timing bottlenecks in time-division duplex (TDD) systems. |
| Low-Power Operation Modes | Independent RF/IF section shutdown via PDIB/PDRB bits; maintains serial interface accessibility during partial power-down. |
| Integrated Reference Amplifier | Accepts direct CMOS clock or AC-coupled TCXO (e.g., 44 MHz) - eliminates external buffer in W-LAN reference paths. |
Applications
| Wireless LAN (IEEE 802.11a/b/g) | Dual-Band Cellular Front-End |
|---|---|
|
Use Scenario: Local oscillator generation for 2.4 GHz and 5 GHz transceiver chains in access points and client adapters. IC Role / Device Role / Timing Role: Dual-band RF synthesizer providing clean, switchable LO signals with <1.2° rms integrated phase error at 2.4 GHz. Use Value: Eliminates need for two discrete synthesizers or costly multi-band VCOs while maintaining EVM compliance under dynamic channel switching. |
Use Scenario: Shared LO architecture supporting simultaneous 2G/3G bands (e.g., PCS 1900 MHz + AWS 2100 MHz) in handset front-end modules. IC Role / Device Role / Timing Role: RF1 and RF2 synthesizers delivering phase-coherent outputs with –131 dBc/Hz phase noise at 1 MHz offset. Use Value: Enables carrier aggregation-ready designs with <100 µs inter-band switching latency and minimal spur generation. |
| ISM Band Transceivers (2.4 GHz) | MMDS Broadband Equipment |
|
Use Scenario: Frequency-agile transmitter/receiver in industrial telemetry, smart metering, and medical telemetry systems operating in 2.4–2.5 GHz ISM band. IC Role / Device Role / Timing Role: Primary RF synthesizer generating compliant channelized outputs with –63 dBc reference spurs at 1 MHz offset. Use Value: Meets FCC Part 15.247 spectral mask requirements without external filtering, reducing BOM count and board area. |
Use Scenario: Local oscillator source for 2.5–2.7 GHz MMDS subscriber units and base stations requiring wide IF tuning range. IC Role / Device Role / Timing Role: IF synthesizer configured for 750 MHz center frequency with ±5% tuning range and programmable ÷2/÷4 division. Use Value: Supports flexible IF downconversion architectures across multiple channel plans without hardware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF/IF synthesizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si4126-BM | Single-band RF synthesizer (2300–2500 MHz only); lacks RF2 PLL and IF synthesis capability. | Suitable only for fixed-band 2.4 GHz systems; cannot support dual-band or IF translation functions. | Choose Si4126-BM when cost-sensitive single-band operation suffices and IF synthesis is handled externally. |
| MAX2870ETJ+ | Fractional-N architecture; wider RF range (2300–3800 MHz); higher integration (integrated LDOs, SPI interface). | Requires different loop filter design and has higher typical supply current (35 mA vs. 25.7 mA). | Prefer MAX2870ETJ+ for broader frequency coverage and integrated power management, accepting higher quiescent current. |
Compared with Si4126-BM, SI4136-BM adds dual-band RF agility and full IF synthesis in the same footprint; versus MAX2870ETJ+, it offers lower power and simpler loop filter design but narrower RF bandwidth and no fractional-N flexibility.
Availability
SI4136-BM is available at Aetrix Electronics and suitable for wireless LAN infrastructure, dual-band cellular front-ends, and ISM-band telemetry systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for SI4136-BM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Laboratories is a fabless semiconductor company specializing in mixed-signal ICs for timing, wireless, and sensor applications, with deep expertise in RF synthesis and clock technology.
The SI4136-BM belongs to Silicon Labs' ISM-band RF synthesizer product line, designed specifically to replace discrete PLL/VCO solutions in cost- and space-constrained wireless communication systems.
FAQ
What is the RF frequency coverage of the SI4136-BM?
The SI4136-BM supports two distinct RF bands: RF1 operates from 2300 MHz to 2500 MHz, and RF2 covers 2025 MHz to 2300 MHz. These ranges are fixed by internal bond-wire inductance and do not require external tuning components. The SI4136-BM automatically selects between RF1 and RF2 based on which R- or N-divider register was most recently programmed via its three-wire serial interface.
How does the SI4136-BM achieve fast frequency settling?
The SI4136-BM achieves ≤100 µs lock time through a unique integer-N PLL architecture combined with an on-chip self-tuning algorithm. After power-up or frequency reprogramming, the self-tuning algorithm first brings the VCO within ~1% of target frequency in ~13 phase detector cycles; then the PLL completes precise locking in ~25 additional cycles. This avoids the spurious modulation and phase noise penalties typical of fractional-N synthesizers.
Can the SI4136-BM generate IF frequencies below 100 MHz?
No - the SI4136-BM's IF synthesizer is specified for 62.5 MHz to 1000 MHz. Its minimum IF output is constrained by the IF VCO center frequency range (526–952 MHz) and the ±5% tuning window. While the IFDIV register supports ÷1/÷2/÷4/÷8 division, the lowest usable IFOUT occurs when fCEN = 526 MHz and IFDIV = ÷8, yielding 65.75 MHz - close to the 62.5 MHz lower limit stated in the datasheet. Frequencies below 62.5 MHz are not supported.
What external components are required for SI4136-BM operation?
The SI4136-BM requires minimal external components: a single external inductor (2.2–12.0 nH) between IFLA and IFLB for IF VCO tuning; 560 pF AC-coupling capacitors on XIN and RFOUT/IFOUT; and standard 0.022 µF bypass capacitors on each supply rail (VDDR, VDDI, VDDD). No external loop filters, reference buffers, or VCO tank capacitors are needed - all are integrated.
How is power management implemented on the SI4136-BM?
Power management on the SI4136-BM is implemented via dual mechanisms: hardware (active-low PWDN pin forces full shutdown to 1 µA) and software (PDIB and PDRB bits in Register 2 independently disable IF and RF sections). The serial interface remains fully functional in all modes. Setting AUTOPDB = 1 in Register 0 automatically powers up both RF and IF sections when the reference amplifier is enabled.
SI4136-BM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Frequency Synthesizer
- PLL:
- Yes
- Input:
- Crystal
- Output:
- Clock
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 1:2
- Differential - Input:Output:
- No/No
- Frequency - Max:
- 2.5GHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 2.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 28-QFN (5x5)
SI4136-BM FAQ
1.How can I place an order for SI4136-BM through Aetrix?
Please submit a Request for Quotation (RFQ) for SI4136-BM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI4136-BM reliable?
The price and inventory of SI4136-BM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI4136-BM is usually 5 days.
3.What payment methods are accepted for SI4136-BM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI4136-BM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI4136-BM?
SI4136-BM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI4136-BM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI4136-BM?
For technical support, including SI4136-BM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI4136-BM requirements.
6.How does Aetrix verify that SI4136-BM is sourced from the original manufacturer or authorized distributors?
All SI4136-BM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI4136-BM meets industry standards.
7.What is the process for return or replacement of SI4136-BM?
All SI4136-BM units undergo pre-shipment inspection (PSI). If there is an issue with SI4136-BM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI4136-BM part is unused and in its original packaging.
Return procedure for SI4136-BM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI4136-BM Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

