Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Application Specific Clock/Timing

Skyworks Solutions Inc. SI5324A-C-GMR

Name: SI5324A-C-GMR
Brand: Skyworks Solutions Inc.
SKU: SI5324A-C-GMR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5324A-C-GMR

Manufacturer:: Skyworks Solutions Inc.

Category:: Application Specific Clock/Timing

Package:: 36-VFQFN Exposed Pad

Datasheet:: SI5324A-C-GMR.pdf

Description:: IC CLOCK MULT VARI FREQ 36VQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,628

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5324A-C-GMR from Skyworks Solutions is a low-bandwidth jitter-attenuating precision clock multiplier IC implementing 3rd-generation DSPLL® technology. It accepts two differential input clocks (2 kHz–710 MHz), generates two independent output clocks (2 kHz–945 MHz, up to 1.4 GHz at select ratios), delivers ultra-low jitter (290 fs rms, 12 kHz–20 MHz), supports programmable loop bandwidth (4–525 Hz), and operates from single 1.8/2.5/3.3 V supply. It serves as a timing engine in Synchronous Ethernet line cards and OTN demapping systems.

For engineers reviewing the SI5324A-C-GMR datasheet, SI5324A-C-GMR pinout, SI5324A-C-GMR application, or SI5324A-C-GMR equivalent, key selection considerations include its dual-input hitless switching capability, configurable LVPECL/LVDS/CML/CMOS outputs, compliance with ITU-T G.8251 and Telcordia GR-253-CORE jitter specifications, and support for gapped-clock asynchronous demapping in OTU-4 transport layers.

Technical Context

The SI5324A-C-GMR implements a digitally controlled DSPLL with fully integrated loop filter and no external VCXO required. Its architecture enables independent N-divider paths per output, allowing simultaneous synthesis of non-harmonically related frequencies from either input source or external XA/XB crystal reference.

It features tri-level input pins (L/M/H) for RATE[1:0] and clock select control, dedicated LOL/LOS/FOS alarm outputs, and dual-mode I²C/SPI programming interface. Phase build-out during hitless clock switching ensures ≤200 ps output phase transient, meeting Stratum 3E and SONET SMC frequency offset monitoring requirements.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Frequency Range	2 kHz to 710 MHz - supports legacy telecom references (e.g., 2.048 MHz E1) and high-speed serial links (e.g., 622.08 MHz OC-48)
Output Frequency Range	2 kHz to 945 MHz; up to 1.4 GHz at N1 = 4 - enables direct generation of 10G Fibre Channel (10.3125 GHz not supported; 1.4 GHz applies to specific integer-N configurations)
RMS Jitter (12 kHz–20 MHz)	290 fs - meets stringent OC-192/STM-64 jitter generation limits (<1.0 ps rms) and exceeds SyncE Class C requirements
Programmable Loop Bandwidth	4 Hz to 525 Hz - allows optimization for different noise profiles: low BW for reference clock cleanup, higher BW for fast lock/recovery
Supply Voltage	1.8 ±5%, 2.5 ±10%, or 3.3 V ±10% - single-rail operation simplifies power design; LVPECL outputs require ≥2.5 V nominal
Output Signal Formats	LVPECL, LVDS, CML, CMOS - enables direct interface to FPGA transceivers, SERDES PHYs, and ASIC clock inputs without level-shifting
Package	36-pin QFN, 6 × 6 mm - compact footprint suitable for dense line card layouts with thermal resistance θ_JA = 32 °C/W

Pinout & Package

SI5324A-C-GMR is housed in a 36-pin, 6 × 6 mm QFN package with exposed thermal pad. Pin functions are validated per Skyworks Rev. 1.1 datasheet (pages 60–63) and functional block diagram.

Pin/Terminal	Circuit Role	Design Meaning
CKIN1+, CKIN1−	Differential Input 1	Accepts primary reference clock (2 kHz–710 MHz); supports LVPECL/LVDS/CML; internal 100 Ω termination
CKIN2+, CKIN2−	Differential Input 2	Accepts secondary/reference clock; enables hitless switching between synchronous sources per GR-253-CORE
CKOUT1+, CKOUT1−	Differential Output 1	Programmable format (LVPECL/LVDS/CML/CMOS); independent divider; skew-controlled relative to CKOUT2
CKOUT2+, CKOUT2−	Differential Output 2	Second independent output; supports gapped-clock generation for OTN asynchronous demapping
XA, XB	Crytal/Reference Input	Supports 114.285 MHz fundamental-mode crystal or external reference; used for FOS monitoring and PLL stabilization
SCL, SDA_SDO, SDI, SS, SCLK	I²C/SPI Interface	Configurable 2-wire (I²C) or 4-wire (SPI) control; supports in-system reprogramming without reset
LOL, LOS, FOS	Alarm Outputs	Open-drain status flags indicating loss of lock, loss of signal on either input, or frequency offset beyond Stratum 3E threshold
CMODE	Control Mode Select	High = SPI mode; Low = I²C mode - determines active serial interface at power-up
RST	Hardware Reset	Active-low asynchronous reset; minimum pulse width 1 µs; initiates full register reload and PLL relock

Key Features

Feature	Design Value
Hitless input clock switching with phase build-out	Enables seamless failover between redundant timing sources in carrier-grade systems with ≤200 ps output phase disturbance
Digital Hold operation	Maintains stable output frequency using historical average during input reference loss - eliminates need for external holdover oscillator
Integrated DSPLL with programmable loop bandwidth	Eliminates external loop filter and VCXO components; bandwidth selection (4–525 Hz) directly tunes jitter attenuation profile
Multi-standard jitter compliance	Fully meets ITU-T G.8251 (SyncE), Telcordia GR-253-CORE (SONET/SDH), and OTN gapped-clock jitter requirements
Configurable output signal formats	Single device supports LVPECL (≥2.5 V), LVDS, CML, and CMOS outputs - reduces BOM count across mixed-interface platforms
On-chip voltage regulator with high PSNR	Improves power supply noise rejection (>60 dB PSRR typical), enabling robust operation from noisy system rails

Applications

Broadcast Video Genlock	OTN Asynchronous Demapping
Use Scenario: Synchronizing multiple HD/3G-SDI video encoders and routers to a common master reference in broadcast facilities. IC Role / Device Role / Timing Role: Precision clock multiplier generating genlock-compatible 27 MHz, 74.25 MHz, and 148.5 MHz outputs from a 10 MHz atomic reference. Use Value: Sub-300 fs jitter ensures zero pixel errors and frame sync stability across distributed video processing chains.	Use Scenario: Recovering clean clock signals from gapped OTU-4 frames in packet-optical transport systems handling variable-length client data bursts. IC Role / Device Role / Timing Role: Jitter-attenuating clock multiplier operating in digital hold mode during gaps, maintaining stable 156.25 MHz or 311.04 MHz OTU-4 line rates. Use Value: Meets ITU-T G.8251 Class C jitter transfer and generation specs under bursty traffic conditions without external holdover circuitry.
Synchronous Ethernet Line Cards	Wireless Base Station Timing
Use Scenario: Providing traceable, stratum-3-compliant clocks to 10G/100G Ethernet MAC/PHYs in metro aggregation switches. IC Role / Device Role / Timing Role: Dual-input jitter attenuator accepting BITS or PTP-derived 10 MHz/1 PPS, generating 156.25 MHz SyncE and 100 MHz framer clocks. Use Value: Hitless switching between primary and backup timing sources ensures continuous SyncE compliance during network topology changes.	Use Scenario: Delivering ultra-low-jitter sampling clocks to RF ADCs/DACs and digital beamforming processors in massive MIMO 5G base stations. IC Role / Device Role / Timing Role: Clock multiplier synthesizing 122.88 MHz, 245.76 MHz, and 307.2 MHz from a 10 MHz oven-controlled crystal oscillator (OCXO). Use Value: 290 fs rms jitter directly improves ENOB by >0.5 bits in 16-bit RF converters, enhancing spectral efficiency and EVM performance.

Broadcast Video Genlock

OTN Asynchronous Demapping

Use Scenario: Synchronizing multiple HD/3G-SDI video encoders and routers to a common master reference in broadcast facilities.

IC Role / Device Role / Timing Role: Precision clock multiplier generating genlock-compatible 27 MHz, 74.25 MHz, and 148.5 MHz outputs from a 10 MHz atomic reference.

Use Value: Sub-300 fs jitter ensures zero pixel errors and frame sync stability across distributed video processing chains.

Use Scenario: Recovering clean clock signals from gapped OTU-4 frames in packet-optical transport systems handling variable-length client data bursts.

IC Role / Device Role / Timing Role: Jitter-attenuating clock multiplier operating in digital hold mode during gaps, maintaining stable 156.25 MHz or 311.04 MHz OTU-4 line rates.

Use Value: Meets ITU-T G.8251 Class C jitter transfer and generation specs under bursty traffic conditions without external holdover circuitry.

Synchronous Ethernet Line Cards

Wireless Base Station Timing

Use Scenario: Providing traceable, stratum-3-compliant clocks to 10G/100G Ethernet MAC/PHYs in metro aggregation switches.

IC Role / Device Role / Timing Role: Dual-input jitter attenuator accepting BITS or PTP-derived 10 MHz/1 PPS, generating 156.25 MHz SyncE and 100 MHz framer clocks.

Use Value: Hitless switching between primary and backup timing sources ensures continuous SyncE compliance during network topology changes.

Use Scenario: Delivering ultra-low-jitter sampling clocks to RF ADCs/DACs and digital beamforming processors in massive MIMO 5G base stations.

IC Role / Device Role / Timing Role: Clock multiplier synthesizing 122.88 MHz, 245.76 MHz, and 307.2 MHz from a 10 MHz oven-controlled crystal oscillator (OCXO).

Use Value: 290 fs rms jitter directly improves ENOB by >0.5 bits in 16-bit RF converters, enhancing spectral efficiency and EVM performance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar jitter-attenuating clock multiplier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5325A-C-GM	Higher maximum output frequency (1.5 GHz vs. 1.4 GHz); identical DSPLL core, pinout, and feature set	Required only when exact 1.4–1.5 GHz output is needed; otherwise functionally interchangeable	Select SI5324A-C-GMR for cost-sensitive deployments where 945 MHz max output suffices
LTC6957-3IDDD#PBF	Analog PLL-based jitter cleaner; fixed 3.3 V supply; no digital hold or hitless switching; lower integration (requires external loop filter)	Used in lab/test equipment where programmability and telecom standards compliance are secondary to analog tuning flexibility	Choose SI5324A-C-GMR for carrier-grade reliability, multi-standard compliance, and field-upgradable configuration

Compared with Si5325A-C-GM, SI5324A-C-GMR offers identical jitter performance and telecom compliance at lower cost and reduced frequency ceiling; versus LTC6957-3IDDD#PBF, it provides superior integration, digital intelligence, and standards-aligned failover behavior essential for deployed infrastructure.

Availability

SI5324A-C-GMR is available at Aetrix Electronics and suitable for Synchronous Ethernet line cards, OTN transport systems, and broadcast video genlock applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.

Supply support for SI5324A-C-GMR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in high-performance analog semiconductors, specializing in RF, mobile, infrastructure, and precision timing solutions with over 30 years of RF and mixed-signal design expertise.

The Si5324 family was engineered specifically for carrier-class timing applications demanding sub-picosecond jitter, hitless redundancy, and multi-standard compliance in packet-optical, wireless, and broadcast infrastructure.

FAQ

What is the maximum output frequency supported by the SI5324A-C-GMR?

The SI5324A-C-GMR supports output frequencies up to 945 MHz across its full operating range. At select integer-N configurations (N1 = 4), it achieves up to 1.4 GHz - verified in Table 3 AC Characteristics of the Skyworks datasheet Rev. 1.1. This capability enables direct synthesis of critical rates like 1.213 GHz for specialized test equipment, though standard telecom rates (e.g., 156.25 MHz, 311.04 MHz) fall well within the 945 MHz guarantee.

Does the SI5324A-C-GMR support hitless clock switching between its two inputs?

Yes, the SI5324A-C-GMR supports hitless input clock switching with phase build-out, compliant with Telcordia GR-253-CORE. During transition, output phase change is limited to ≤200 ps, preventing bit errors in synchronous systems. This behavior is enabled by internal phase alignment logic and requires both inputs to be frequency-locked prior to switching - a capability confirmed in the Functional Description section (page 19) and Figure 5 block diagram of the SI5324 datasheet.

What supply voltages are compatible with the SI5324A-C-GMR?

The SI5324A-C-GMR operates from a single supply: 1.8 V ±5%, 2.5 V ±10%, or 3.3 V ±10%, as specified in Table 1 (Recommended Operating Conditions) and Table 2 (DC Characteristics). LVPECL outputs require ≥2.5 V nominal supply; CMOS outputs function across all three rails. Supply current varies by output format and enable state - e.g., 251 mA typical at 622.08 MHz with both LVPECL outputs active (Table 2).

How does the SI5324A-C-GMR achieve jitter attenuation without external components?

The SI5324A-C-GMR uses Skyworks' 3rd-generation DSPLL® architecture with fully integrated digital loop filter and on-chip voltage regulator. This eliminates the need for external VCXOs, passive loop filters, or discrete regulators. The digitally programmable loop bandwidth (4–525 Hz) is configured via I²C/SPI registers, and jitter performance (e.g., 290 fs rms) is achieved through proprietary phase interpolation and noise-shaping techniques documented in the Electrical Specifications (Table 5) and Functional Block Diagram (Figure 5).

Can the SI5324A-C-GMR generate clocks for OTN gapped-frame applications?

Yes, the SI5324A-C-GMR is explicitly designed for OTN asynchronous demapping (gapped clock) applications, as listed in its Applications section (page 2). It supports custom FEC ratios including 255/238 and 239/237, and its digital hold mode maintains stable output frequency during frame gaps. Jitter generation performance under gapped conditions meets ITU-T G.8251 Class C limits - validated in Table 5 (Jitter Generation) using OC-192/OC-48 measurement filters.

SI5324A-C-GMR Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: DSPLL®

Package/Case:: 36-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

PLL:: Yes

Main Purpose:: Ethernet (WAN), SONET/SDH/STM, Video

Input:: Clock

Output:: CML, CMOS, LVDS, LVPECL

Number of Circuits:: 1

Ratio - Input:Output:: 2:2

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 1.42GHz

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 36-QFN (6x6)

SI5324A-C-GMR FAQ

1.How can I place an order for SI5324A-C-GMR through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5324A-C-GMR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5324A-C-GMR reliable?

The price and inventory of SI5324A-C-GMR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5324A-C-GMR is usually 5 days.

3.What payment methods are accepted for SI5324A-C-GMR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5324A-C-GMR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5324A-C-GMR?

SI5324A-C-GMR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5324A-C-GMR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5324A-C-GMR?

For technical support, including SI5324A-C-GMR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5324A-C-GMR requirements.

6.How does Aetrix verify that SI5324A-C-GMR is sourced from the original manufacturer or authorized distributors?

All SI5324A-C-GMR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5324A-C-GMR meets industry standards.

7.What is the process for return or replacement of SI5324A-C-GMR?

All SI5324A-C-GMR units undergo pre-shipment inspection (PSI). If there is an issue with SI5324A-C-GMR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5324A-C-GMR part is unused and in its original packaging.

Return procedure for SI5324A-C-GMR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…