My Inquiry
My Account
Skyworks Solutions Inc. SI5332AC09628-GM3
- Part No.:
- SI5332AC09628-GM3
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5332AC09628-GM3.pdf
- Description:
- IC CLOCK GENERATOR QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332AC09628-GM3 from Silicon Labs is a 12-output, factory-programmed any-frequency clock generator with MultiSynth™ fractional synthesis, delivering 190 fs RMS phase jitter (external crystal), 5–333.33 MHz differential output range, and user-configurable LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a single-chip clock tree solution in high-speed Ethernet switches and PCIe Gen4-compliant server timing systems.
For engineers reviewing the SI5332AC09628-GM3 datasheet, SI5332AC09628-GM3 pinout, SI5332AC09628-GM3 application, or SI5332AC09628-GM3 equivalent, key selection considerations include its 48-pin QFN package, embedded 50 MHz crystal option (C-grade), 12-differential-output capability, –40 to +85 °C industrial temperature rating, and I²C programmability for multi-profile configuration.
Technical Context
The SI5332AC09628-GM3 implements a two-stage synthesis architecture: a wideband PLL locks to either an external 16–50 MHz crystal or an embedded 50 MHz crystal, then feeds up to three independent MultiSynth fractional dividers and five integer dividers. Its cross-point mux routes any synthesized frequency to any of twelve differential outputs.
Each output bank (A–D) shares a dedicated VDDO supply (1.8/2.5/3.3 V), enabling mixed-voltage operation; output skew is adjustable in 35 ps steps; and spread spectrum (down/center, 0.1–2.5%) is supported per MultiSynth path without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | 12 differential clock outputs (supports up to 24 LVCMOS via dual-pin mode) |
| Jitter Performance | 190 fs RMS (measured at 12 kHz–20 MHz offset, external crystal reference) |
| Frequency Range | Differential outputs: 5–333.33 MHz; supports integer and fractional synthesis with 0 ppm error |
| Input Reference | External crystal (16–50 MHz) or embedded 50 MHz crystal (Si5332C grade) |
| Signal Formats | Per-output configurable: LVDS, LVPECL, HCSL, or LVCMOS (1.5/1.8/2.5/3.3 V VDDO) |
| Supply Voltages | VDD core: 1.8/2.5/3.3 V; VDDO banks: independently set per output group |
| Operating Temp | –40 to +85 °C, qualified for industrial embedded computing and telecom infrastructure |
Pinout & Package
SI5332AC09628-GM3 is housed in a 6×6 mm, 48-pin QFN package (RoHS-6 compliant) with exposed thermal pad. Pin functions are defined per the Si5332A/B/C/D 48-QFN pinout specification, supporting 12 differential outputs across four banks (A–D), six VDDO pins, seven universal hardware input pins, and dedicated XTAL/CLKIN interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT0 / OUT0b | Differential clock output pair (Bank A) | Configurable format (LVDS/LVPECL/HCSL); driven by MultiSynth0, MultiSynth1, INT divider, or reference clock |
| VDDO0 | Output supply for Bank A | Independent 1.8/2.5/3.3 V rail enabling mixed-signal voltage domains on same device |
| XTAL / XA, XB | External crystal interface | Supports 16–50 MHz fundamental-mode crystals; internal CL selectable (2–30 pF) or disabled for external tuning |
| SCLK / SDATA | I²C serial interface | Allows in-system reconfiguration; supports ClockBuilder Pro-generated multi-profile NVM images |
| IN1–IN7 | Universal hardware inputs | Programmable in ClockBuilder Pro as OE#, spread enable, input select, or I²C address pins |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables any-frequency generation up to 250 MHz per output with zero ppm synthesis error |
| Cross-point mux architecture | Routes any of three MultiSynth or five integer-divided paths to any output bank-maximizing routing flexibility |
| Embedded 50 MHz crystal option | Factory-integrated crystal eliminates external component count and layout sensitivity for C-grade devices |
| Multi-profile NVM storage | Stores up to 16 complete clock configurations; enables glitchless on-the-fly frequency switching between profiles |
| Configurable output skew | Adjustable ±122.5 ps (35 ps steps) per differential pair-critical for SerDes lane alignment and DDR timing margin |
Applications
| Server Clock Tree | Ethernet Switch Timing |
|---|---|
Use Scenario: Generating synchronized 100 MHz, 156.25 MHz, and 312.5 MHz clocks for CPU, memory, and PCIe Gen4 interfaces in dual-socket servers. IC Role / Device Role / Timing Role: Single-device clock tree synthesizer replacing discrete oscillators and fanout buffers; provides deterministic phase relationships across domains. Use Value: Reduces BOM count by ≥7 components and eliminates inter-device skew; meets PCIe Gen4 SRIS jitter spec (1.2 ps RMS). | Use Scenario: Delivering low-jitter 250 MHz, 156.25 MHz, and 125 MHz clocks to multiple PHYs and MACs in 10G/25G/100G Ethernet switches. IC Role / Device Role / Timing Role: Centralized timing hub with independent output banks driving different voltage domains (1.8 V PHY, 2.5 V MAC, 3.3 V management MCU). Use Value: Enables mixed-supply operation without level shifters; 190 fs RMS jitter ensures <0.1% bit error rate at 100G line rates. |
| Small Cell Fronthaul | Broadcast Video Sync |
Use Scenario: Providing phase-aligned 30.72 MHz, 122.88 MHz, and 245.76 MHz clocks for CPRI/eCPRI interfaces and ADC/DAC sampling in 4G/5G small cell radios. IC Role / Device Role / Timing Role: Jitter-clean master clock generator with programmable spread spectrum to meet EMI Class B limits in compact enclosures. Use Value: Eliminates need for external jitter cleaners; down-spread spectrum reduces peak radiated emissions by 8–10 dB. | Use Scenario: Synchronizing SMPTE ST 2082 (12G-SDI) video streams across camera, processing, and display subsystems in broadcast production gear. IC Role / Device Role / Timing Role: Precision timing source generating 74.25 MHz, 148.5 MHz, and 297 MHz video clocks with sub-100 fs jitter for pixel-accurate frame alignment. Use Value: Prevents frame tearing and lip-sync drift; meets SMPTE ST 2059-2 PTP grandmaster timing accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar any-frequency clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332BC09628-GM3 | Same 48-QFN package and 12-output architecture, but B-grade: max 200 MHz output frequency (vs. 333.33 MHz), integer-only synthesis mode | Limited to lower-frequency applications (e.g., 1G/2.5G Ethernet, SATA), not suitable for PCIe Gen4 or 100G Ethernet | Select only if output frequencies ≤200 MHz and fractional synthesis is unnecessary |
| Si5332DC09628-GM3 | D-grade variant: identical 333.33 MHz capability and fractional synthesis, but requires external crystal (no embedded crystal option) | Requires external 50 MHz crystal and load caps; adds PCB area and layout sensitivity vs. C-grade's integrated crystal | Choose when cost sensitivity outweighs board space constraints and crystal placement risk |
Compared with SI5332AC09628-GM3, the B-grade alternative sacrifices high-frequency support and synthesis flexibility, while the D-grade retains full performance but increases design complexity with external crystal integration-making the C-grade optimal for compact, high-performance, turnkey timing solutions.
Availability
SI5332AC09628-GM3 is available at Aetrix Electronics and suitable for Ethernet switches, PCIe Gen4 servers, and 5G small cell fronthaul requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration out-of-box.
Supply support for SI5332AC09628-GM3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with deep expertise in low-jitter clock synthesis and programmable analog.
The Si5332 family was designed to replace multiple fixed-frequency oscillators and clock buffers with a single, software-configurable timing IC for high-speed data infrastructure-targeting servers, networking, and communications equipment.
FAQ
What is the maximum output frequency supported by SI5332AC09628-GM3?
The SI5332AC09628-GM3 supports differential output frequencies up to 333.33 MHz and LVCMOS outputs up to 170 MHz. This capability is enabled by its MultiSynth™ fractional synthesis engine and is validated for integer and fractional modes-making SI5332AC09628-GM3 suitable for PCIe Gen4 (100 MHz ref + 333.33 MHz derived), 100G Ethernet (250 MHz), and broadcast video (297 MHz) applications.
Does SI5332AC09628-GM3 include an embedded crystal?
Yes, SI5332AC09628-GM3 is a C-grade device featuring a factory-integrated 50 MHz crystal, eliminating the need for external crystal components, load capacitors, or crystal layout optimization. This embedded crystal option reduces PCB area, improves jitter stability over temperature, and simplifies qualification-distinct from A/B/D-grade variants that require external crystals.
How many independent power domains does SI5332AC09628-GM3 support for its outputs?
SI5332AC09628-GM3 supports six independent VDDO supply pins, grouped across four output banks (A–D), allowing each bank to operate at 1.8 V, 2.5 V, or 3.3 V. This enables simultaneous driving of mixed-voltage interfaces-such as 1.8 V SerDes PHYs, 2.5 V MACs, and 3.3 V management MCUs-from a single SI5332AC09628-GM3 device without external level shifters.
Can SI5332AC09628-GM3 be reprogrammed after deployment?
Yes, SI5332AC09628-GM3 supports full in-system programming via its I²C interface (SCLK/SDATA pins). While factory-programmed with a ClockBuilder Pro configuration, users can update frequency plans, output formats, spread spectrum settings, or multi-profile selections in the field-enabling design iteration, firmware-based timing adaptation, and post-deployment calibration without hardware changes to SI5332AC09628-GM3.
What jitter performance does SI5332AC09628-GM3 deliver with its embedded crystal?
SI5332AC09628-GM3 achieves 190 fs RMS phase jitter (12 kHz–20 MHz integration bandwidth) when using its embedded 50 MHz crystal reference. This meets stringent requirements for PCIe Gen4 SRIS, 100G Ethernet IEEE 802.3bs, and SMPTE ST 2059-2 grandmaster clocks-validated per the official Si5332 Data Sheet Rev. 1.1 and confirmed in Silicon Labs' published jitter reports for C-grade devices.
SI5332AC09628-GM3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5332AC09628-GM3 FAQ
1.How can I place an order for SI5332AC09628-GM3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332AC09628-GM3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332AC09628-GM3 reliable?
The price and inventory of SI5332AC09628-GM3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332AC09628-GM3 is usually 5 days.
3.What payment methods are accepted for SI5332AC09628-GM3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332AC09628-GM3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332AC09628-GM3?
SI5332AC09628-GM3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332AC09628-GM3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332AC09628-GM3?
For technical support, including SI5332AC09628-GM3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332AC09628-GM3 requirements.
6.How does Aetrix verify that SI5332AC09628-GM3 is sourced from the original manufacturer or authorized distributors?
All SI5332AC09628-GM3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332AC09628-GM3 meets industry standards.
7.What is the process for return or replacement of SI5332AC09628-GM3?
All SI5332AC09628-GM3 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332AC09628-GM3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332AC09628-GM3 part is unused and in its original packaging.
Return procedure for SI5332AC09628-GM3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332AC09628-GM3 Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
