My Inquiry
My Account
Skyworks Solutions Inc. SI5332AC09997-GM3
- Part No.:
- SI5332AC09997-GM3
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- -
- Datasheet:
-
SI5332AC09997-GM3.pdf
- Description:
- IC CLOCK GENERATOR
- Quantity:
- Payment:
- Shipping:
Inventory:3,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332AC09997-GM3 from Silicon Labs is a 12-output, factory-programmed, any-frequency clock generator with MultiSynth™ fractional synthesis, delivering 190 fs RMS phase jitter (external crystal), 5–333.33 MHz differential output range, and user-configurable LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a single-chip clock tree solution in high-speed Ethernet switches and PCIe Gen4-compliant server timing systems.
For engineers reviewing the SI5332AC09997-GM3 datasheet, SI5332AC09997-GM3 pinout, SI5332AC09997-GM3 application, or SI5332AC09997-GM3 equivalent, key selection considerations include its 48-pin QFN package, embedded configuration for fixed-frequency operation, differential output skew control (±245 ps in 35 ps steps), and support for mixed-supply banks (1.8/2.5/3.3 V VDDO).
Technical Context
The SI5332AC09997-GM3 implements a two-stage synthesis architecture: a wideband PLL locks to an external 16–50 MHz crystal (XA/XB), then feeds up to three independent MultiSynth fractional dividers and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of twelve differential outputs.
Each output bank (A–D) shares a dedicated VDDO supply, enabling independent voltage assignment (1.8/2.5/3.3 V for differential, 1.5–3.3 V for LVCMOS). Output enable, spread spectrum, and input selection are supported via seven user-configurable hardware pins defined in ClockBuilder Pro.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 12 differential clock outputs (supports 24 LVCMOS when configured) |
| Jitter (RMS) | 190 fs - meets PCIe Gen4 SRIS requirements for low-noise reference clocks |
| Frequency range | 5–333.33 MHz differential - covers Ethernet 1G/2.5G/10G, PCIe Gen1–4, and DDR4/5 memory clocks |
| Synthesis resolution | 0 ppm error - eliminates need for custom crystal oscillators or multiple discrete clocks |
| Input reference | External 16–50 MHz crystal - no embedded crystal; requires XA/XB connection |
| Supply voltages | VDD = 1.8/2.5/3.3 V core; VDDOx = 1.8/2.5/3.3 V per bank - enables mixed-voltage system interfacing |
| Operating temp | –40 to +85 °C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
SI5332AC09997-GM3 is housed in a 6×6 mm, 48-pin QFN package (RoHS-6 compliant) with exposed thermal pad. Pin functions align with the Si5332A/B/C/D external-crystal variant family and support full 12-output routing, six VDDO supplies, and seven universal hardware input pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA / XB | Crystal oscillator input | Connects to fundamental-mode 16–50 MHz crystal; internal CL programmable (2–30 pF) or disableable |
| CLKIN_2 / CLKIN_2# | Differential reference input | Accepts LVPECL/LVDS/HCSL 10–250 MHz sync source; AC-coupled |
| OUT0–OUT11 / OUT0b–OUT11b | Differential clock outputs | 12 fully configurable pairs; each supports LVDS/LVPECL/HCSL/LVCMOS; skew adjustable ±245 ps |
| VDDO0–VDDO5 | Output bank supply | Six independent VDDO pins power four output banks (A–D); each bank shares one VDDO |
| SDATA / SCLK | I²C interface | Two-wire serial bus for in-system reprogramming; supports standard/fast-mode (100/400 kHz) |
| Input1–Input7 | Universal hardware control | Configurable as OE#, spread-spectrum enable, input select, or I²C address - defined in ClockBuilder Pro |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables exact-frequency generation (e.g., 156.25 MHz, 212.5 MHz) without external loop filters or crystal changes |
| Cross-point mux architecture | Routes any MultiSynth or integer-divider output to any differential output pair - maximizes routing flexibility per design |
| Mixed-supply output banks | Four independent banks (A–D) with separate VDDO pins allow simultaneous 1.8 V, 2.5 V, and 3.3 V clock signaling on same device |
| Programmable output skew | 245 ps total adjustment range in 35 ps increments per differential pair - critical for SerDes lane alignment and DDR timing margin |
| Factory pre-programmed NVM | SI5332AC09997-GM3 boots directly into its assigned configuration - no host initialization required for fixed-frequency use |
Applications
| 10G Ethernet Switch Timing | PCIe Gen4 Server Reference Clock |
|---|---|
Use Scenario: Provides synchronized 156.25 MHz and 312.5 MHz clocks to switch fabric ASICs and PHYs in top-of-rack Ethernet switches. IC Role / Device Role / Timing Role: Primary clock generator delivering low-jitter, multi-frequency reference signals across mixed-voltage domains. Use Value: Replaces three discrete oscillators and a fanout buffer; reduces board area by 42% and eliminates inter-clock skew between data paths. | Use Scenario: Generates 100 MHz differential reference and 100 MHz spread-spectrum clocks for CPU, PCH, and NVMe controllers in dual-socket servers. IC Role / Device Role / Timing Role: System-level clock tree IC meeting PCIe Gen4 SRIS jitter spec (<1.5 ps pk-pk) at 100 MHz. Use Value: Enables single-device compliance with PCIe Gen4 EMI and timing requirements - avoids costly layout iterations for clock isolation. |
| 5G Small Cell Baseband Timing | Industrial Embedded Computing |
Use Scenario: Supplies 30.72 MHz, 122.88 MHz, and 245.76 MHz clocks to FPGA-based radio processing units and ADC/DAC interfaces in fronthaul units. IC Role / Device Role / Timing Role: Any-frequency synthesizer generating precise LTE/NR sampling clocks from single crystal reference. Use Value: Eliminates need for multiple TCXOs; maintains <200 fs jitter across temperature for stable RF sampling accuracy. | Use Scenario: Delivers 25 MHz, 50 MHz, and 125 MHz clocks to ARM SoC, Gigabit Ethernet PHY, and display controller in ruggedized edge gateway. IC Role / Device Role / Timing Role: Configurable clock source supporting mixed-signal subsystems with varying voltage and format requirements. Use Value: Simplifies BOM with one IC handling LVDS (SoC), LVCMOS (PHY), and HCSL (display) - no level-shifting or format translation ICs needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332AC10000-GM3 | Same 48-QFN package and 12-output architecture; differs only in factory-programmed NVM configuration (different frequency plan) | Targets identical applications but with alternate output frequencies (e.g., 125/250 MHz instead of 156.25/312.5 MHz) | Select based on required output frequency set - both share identical electrical, thermal, and layout compatibility |
| LMK04832RHAR | 14-output JESD204B-compliant clock jitter cleaner; higher power, larger 64-pin HTQFP package; requires external loop filter | Better suited for RF sampling and deterministic latency-critical systems; not drop-in for PCIe/Ethernet clock trees | Choose LMK04832RHAR only when sub-100 fs jitter or jitter cleaning (not just generation) is mandatory |
Compared with SI5332AC09997-GM3, Si5332AC10000-GM3 offers identical form-factor and integration but targets different frequency plans, while LMK04832RHAR adds jitter cleaning capability at the cost of higher complexity, power, and footprint - making SI5332AC09997-GM3 optimal for cost- and space-constrained any-frequency generation.
Availability
SI5332AC09997-GM3 is available at Aetrix Electronics and suitable for 10G Ethernet switches, PCIe Gen4 servers, and 5G small cell baseband systems requiring stable component supply, long-term lifecycle assurance, and factory-programmed turnkey timing solutions.
Supply support for SI5332AC09997-GM3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with leadership in high-performance clock generation and low-power connectivity.
The Si5332 family was designed to replace multiple discrete clocks and oscillators in datacenter, networking, and communications equipment - delivering single-chip programmability, ultra-low jitter, and mixed-supply flexibility.
FAQ
What is the primary function of the SI5332AC09997-GM3 in a timing architecture?
The SI5332AC09997-GM3 serves as a programmable, multi-output clock generator that synthesizes up to twelve precise, low-jitter clock frequencies from a single external crystal reference. Its role is to replace multiple discrete oscillators and fanout buffers in systems like Ethernet switches and servers - reducing component count while maintaining strict jitter and skew requirements. SI5332AC09997-GM3 is factory-programmed for a fixed configuration, eliminating runtime initialization overhead.
Does the SI5332AC09997-GM3 include an embedded crystal?
No, the SI5332AC09997-GM3 does not include an embedded crystal. It belongs to the Si5332A/B/C/D series, which requires an external 16–50 MHz fundamental-mode crystal connected to the XA/XB pins. The embedded crystal option is reserved for Si5332E/F/G/H variants (e.g., SI5332ECxxxx-GM3). Using an external crystal allows greater frequency flexibility and lower cost for high-volume deployments where crystal selection is standardized.
Can the SI5332AC09997-GM3 support mixed voltage outputs on different banks?
Yes, the SI5332AC09997-GM3 supports mixed voltage outputs across its four output banks (A–D). Each bank is powered by a dedicated VDDO pin, configurable independently for 1.8 V, 2.5 V, or 3.3 V for differential outputs (LVDS/LVPECL/HCSL) and 1.5–3.3 V for LVCMOS. This enables direct interfacing with diverse downstream components - such as a 1.8 V FPGA core, 2.5 V SerDes PHY, and 3.3 V legacy controller - without external level shifters or voltage translators.
How is the SI5332AC09997-GM3 configured and programmed?
The SI5332AC09997-GM3 is factory-programmed with a custom configuration generated using Silicon Labs' ClockBuilder Pro software. During design, users define all output frequencies, formats, slew rates, and control pin mappings; ClockBuilder Pro assigns the unique part number (e.g., SI5332AC09997-GM3) and programs the device's NVM before shipment. No in-system programming is required at power-up - the device immediately delivers its assigned clock tree. I²C reprogramming remains possible if future design changes necessitate updates.
What jitter performance does the SI5332AC09997-GM3 deliver, and how is it verified?
The SI5332AC09997-GM3 delivers 190 fs RMS phase jitter (12 kHz–20 MHz integration bandwidth) when operating with an external 16–50 MHz crystal reference - a value measured and guaranteed per Silicon Labs' production test flow. This performance meets PCIe Gen4 SRIS specifications and ensures reliable operation in high-speed serial links. Jitter is characterized under worst-case conditions (max frequency, full load, –40 °C to +85 °C), and the 190 fs figure applies specifically to SI5332AC09997-GM3's configured outputs, not theoretical maximums.
SI5332AC09997-GM3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tray
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- -
- PLL:
- -
- Input:
- -
- Output:
- -
- Number of Circuits:
- -
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- -
- Frequency - Max:
- -
- Divider/Multiplier:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
SI5332AC09997-GM3 FAQ
1.How can I place an order for SI5332AC09997-GM3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332AC09997-GM3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332AC09997-GM3 reliable?
The price and inventory of SI5332AC09997-GM3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332AC09997-GM3 is usually 5 days.
3.What payment methods are accepted for SI5332AC09997-GM3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332AC09997-GM3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332AC09997-GM3?
SI5332AC09997-GM3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332AC09997-GM3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332AC09997-GM3?
For technical support, including SI5332AC09997-GM3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332AC09997-GM3 requirements.
6.How does Aetrix verify that SI5332AC09997-GM3 is sourced from the original manufacturer or authorized distributors?
All SI5332AC09997-GM3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332AC09997-GM3 meets industry standards.
7.What is the process for return or replacement of SI5332AC09997-GM3?
All SI5332AC09997-GM3 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332AC09997-GM3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332AC09997-GM3 part is unused and in its original packaging.
Return procedure for SI5332AC09997-GM3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332AC09997-GM3 Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
