Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332A-D-GM2R

Name: SI5332A-D-GM2R
Brand: Skyworks Solutions Inc.
SKU: SI5332A-D-GM2R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332A-D-GM2R

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: 40-VFQFN Exposed Pad

Datasheet:: SI5332A-D-GM2R.pdf

Description:: IC CLOCK GENERATOR 40QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,139

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332A-D-GM2R from Skyworks is an 8-output, externally crystal-referenced programmable clock generator using MultiSynth™ fractional synthesis. It delivers up to 333.33 MHz differential outputs with 190 fs RMS phase jitter, supports LVDS/LVPECL/HCSL/LVCMOS per-output configuration, and operates across –40 to +85 °C for Ethernet switch timing and PCIe Gen5/6 clock tree consolidation.

For engineers reviewing the SI5332A-D-GM2R datasheet, SI5332A-D-GM2R pinout, SI5332A-D-GM2R application, or SI5332A-D-GM2R equivalent, key selection factors include its 40-pin QFN package, dual fractional synthesis paths, independent VDDO banks for mixed-supply systems, I²C programmability, and factory preprogramming support via ClockBuilder Pro™.

Technical Context

The SI5332A-D-GM2R implements a wideband PLL locked to a 16–50 MHz external crystal (XA/XB), feeding two independent MultiSynth™ fractional synthesis paths and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of eight differential outputs.

Each output bank (A/B) shares a dedicated VDDO supply (1.8/2.5/3.3 V), enabling mixed-voltage clock distribution. Hardware input pins are user-configurable for OE, spread-spectrum enable, or input selection - all defined in ClockBuilder Pro before factory programming.

Key Specifications

Parameter	Value and Actual Design Meaning
Output count	8 differential clock outputs (Si5332A-D-GM2R is the 40-pin variant)
Phase jitter (RMS)	190 fs - measured over 12 kHz–20 MHz offset; enables PCIe Gen5/6 compliance
Max output frequency	333.33 MHz differential - supports high-speed SerDes reference clocks
Synthesis architecture	Dual fractional MultiSynth™ paths + five independent integer dividers - enables simultaneous non-integer-related frequencies
Input reference	16–50 MHz external crystal - no embedded crystal; requires XA/XB connection
Operating temperature	–40 to +85 °C - qualified for industrial and networking equipment environments
Supply voltages	VDD = 1.8/2.5/3.3 V; VDDO banks = 1.8/2.5/3.3 V (differential), 1.5/1.8/2.5/3.3 V (LVCMOS) - supports mixed-signal SoC interfaces

Pinout & Package

SI5332A-D-GM2R is housed in a 40-pin, 6 × 6 mm QFN package (RoHS-6 compliant, exposed thermal pad). Pin functions are defined per ClockBuilder Pro configuration; hardware inputs (Input1–Input7) are user-mapped to control signals including OE, CLKIN_SEL, or SS_EN.

Pin/Terminal	Circuit Role	Design Meaning
XA / XB	Crystal oscillator input	Connects to 16–50 MHz fundamental-mode crystal; internal load capacitance configurable (2.5–21.5 pF)
CLKIN_2 / CLKIN_2#	Differential clock input	Accepts 10–250 MHz LVDS/LVPECL/HCSL; used for synchronous mode or backup reference
OUT0 / OUT0# to OUT7 / OUT7#	Differential clock outputs	Eight fully configurable outputs; each pair supports LVDS, LVPECL, HCSL, or LVCMOS via register settings
VDDO0–VDDO5	Output supply rails	Six independent VDDO pins power output banks A and B; enable mixed-voltage operation (e.g., 1.8 V for CPU, 3.3 V for PHY)
SCL / SDA	I²C interface	Standard 100/400 kHz I²C bus for runtime reconfiguration or NVM update
Input1–Input7	Universal hardware control	Configurable as OE#, SS_EN, CLKIN_SEL[1:0], or frequency select; defined in ClockBuilder Pro prior to programming

Key Features

Feature	Design Value
Per-output signal format selection	LVDS, LVPECL, HCSL, or LVCMOS configurable independently on each of 8 outputs - eliminates need for external level translators
Multi-profile NVM storage	Up to 16 configurations stored in on-chip NVM - enables fast switching between system modes (e.g., low-power vs. full-bandwidth)
Spread spectrum modulation	Down-spread or center-spread from 0.1% to 2.5% at 30–33 kHz - reduces EMI without affecting timing margin
Glitchless frequency change	On-the-fly output frequency updates with zero-cycle glitches - maintains system stability during dynamic reconfiguration
Independent output supply banks	Two VDDO banks (Bank A: OUT0–OUT3; Bank B: OUT4–OUT7) - supports heterogeneous SoC voltage domains in single-clock solution

Applications

Server Clock Tree Consolidation	Ethernet Switch Timing
Use Scenario: High-density 1U/2U servers requiring synchronized clocks for CPU, memory, PCIe, and NIC subsystems. IC Role / Device Role / Timing Role: Primary clock generator replacing multiple discrete oscillators and fanout buffers. Use Value: Single-device clock tree reduces BOM count, PCB area, and jitter accumulation across 8 critical timing domains.	Use Scenario: 10/25/100 GbE switches with multi-port SerDes needing low-jitter reference clocks per lane group. IC Role / Device Role / Timing Role: Programmable reference source for SerDes PLLs and MAC-layer timing. Use Value: 190 fs RMS jitter meets IEEE 802.3bj/ck jitter budgets; per-output format config matches PHY requirements.
PCIe Gen5/6 Root Complex	Industrial Embedded Computing
Use Scenario: x16 PCIe Gen5/6 add-in cards or motherboards requiring compliant 100 MHz reference clocks with tight jitter specs. IC Role / Device Role / Timing Role: SRIS-compliant clock source meeting PCIe CEM 5.0/6.0 reference clock requirements. Use Value: Factory-programmed SI5332A-D-GM2R eliminates post-silicon tuning; dual MultiSynth paths support root complex + endpoint clocks.	Use Scenario: Ruggedized edge controllers with mixed-voltage peripherals (e.g., 1.8 V FPGA, 3.3 V I/O, 2.5 V ADC). IC Role / Device Role / Timing Role: Flexible clock hub delivering domain-specific frequencies and voltage levels from one IC. Use Value: Independent VDDO banks and per-output format selection eliminate level-shifting components and reduce layout complexity.

Server Clock Tree Consolidation

Ethernet Switch Timing

Use Scenario: High-density 1U/2U servers requiring synchronized clocks for CPU, memory, PCIe, and NIC subsystems.

IC Role / Device Role / Timing Role: Primary clock generator replacing multiple discrete oscillators and fanout buffers.

Use Value: Single-device clock tree reduces BOM count, PCB area, and jitter accumulation across 8 critical timing domains.

Use Scenario: 10/25/100 GbE switches with multi-port SerDes needing low-jitter reference clocks per lane group.

IC Role / Device Role / Timing Role: Programmable reference source for SerDes PLLs and MAC-layer timing.

Use Value: 190 fs RMS jitter meets IEEE 802.3bj/ck jitter budgets; per-output format config matches PHY requirements.

PCIe Gen5/6 Root Complex

Industrial Embedded Computing

Use Scenario: x16 PCIe Gen5/6 add-in cards or motherboards requiring compliant 100 MHz reference clocks with tight jitter specs.

IC Role / Device Role / Timing Role: SRIS-compliant clock source meeting PCIe CEM 5.0/6.0 reference clock requirements.

Use Value: Factory-programmed SI5332A-D-GM2R eliminates post-silicon tuning; dual MultiSynth paths support root complex + endpoint clocks.

Use Scenario: Ruggedized edge controllers with mixed-voltage peripherals (e.g., 1.8 V FPGA, 3.3 V I/O, 2.5 V ADC).

IC Role / Device Role / Timing Role: Flexible clock hub delivering domain-specific frequencies and voltage levels from one IC.

Use Value: Independent VDDO banks and per-output format selection eliminate level-shifting components and reduce layout complexity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SI5332B-D-GM2R	Same 40-pin QFN package and architecture, but limited to 200 MHz max output frequency (vs. 333.33 MHz)	Suitable for lower-speed applications like 10GbE or SATA, not PCIe Gen5/6 or 100G SerDes	Select SI5332B-D-GM2R only if output frequency ≤200 MHz is sufficient and cost optimization is prioritized.
CDCE6214RGET	Texas Instruments 4-output clock generator; 50 fs RMS jitter, but lacks fractional synthesis and multi-bank VDDO	Targeted at simpler clock fanout or basic frequency translation, not multi-domain synthesis	Choose CDCE6214RGET for low-jitter fanout where <4 outputs and no mixed-voltage support are required.

Compared with SI5332B-D-GM2R, the SI5332A-D-GM2R enables higher-frequency SerDes links; compared with CDCE6214RGET, it provides greater output count, synthesis flexibility, and supply-domain isolation - making it suitable for consolidated clock trees in complex networking and compute platforms.

Availability

SI5332A-D-GM2R is available at Aetrix Electronics and suitable for Ethernet switches, PCIe Gen5/6 systems, and industrial embedded computing requiring stable component supply, long-term lifecycle assurance, and factory-programmable timing solutions.

Supply support for SI5332A-D-GM2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions, with leadership in RF, timing, and precision analog technologies.

The Si5332 family was designed to replace multiple fixed-frequency clock sources with a single, software-configurable, low-jitter clock generator for high-speed digital systems - targeting datacenter, telecom, and industrial infrastructure.

FAQ

What is the maximum output frequency supported by SI5332A-D-GM2R?

The SI5332A-D-GM2R supports differential output frequencies up to 333.33 MHz. This capability is verified in the official Si5332 Data Sheet (Rev. January 10, 2023) and enables direct use as a reference clock for PCIe Gen5/6, 100G Ethernet SerDes, and high-speed memory interfaces. The 333.33 MHz limit applies specifically to the SI5332A grade with external crystal reference.

Does SI5332A-D-GM2R include an embedded crystal?

No, SI5332A-D-GM2R does not include an embedded crystal. It belongs to the Si5332A/B/C/D series, which require an external 16–50 MHz fundamental-mode crystal connected to the XA/XB pins. Embedded crystal variants (e.g., Si5332E/F/G/H/L) are separate part number families and are not interchangeable with SI5332A-D-GM2R.

How many independent power supply domains does SI5332A-D-GM2R support for its outputs?

SI5332A-D-GM2R supports six independent VDDO supply pins, grouped into two banks: Bank A (OUT0–OUT3) and Bank B (OUT4–OUT7). Each bank can be powered at 1.8 V, 2.5 V, or 3.3 V, enabling true mixed-voltage clock distribution - for example, delivering 1.8 V LVDS to an FPGA core and 3.3 V LVPECL to a PHY interface simultaneously.

Can SI5332A-D-GM2R be configured without external programming hardware?

Yes, SI5332A-D-GM2R supports full configuration via its standard I²C interface (SCL/SDA pins) using any host microcontroller or FPGA. ClockBuilder Pro™ is used offline to generate the configuration file and custom part number; once factory-programmed, the device boots with that configuration. Runtime reconfiguration is also possible over I²C without additional tools.

Is SI5332A-D-GM2R compliant with PCIe Gen6 clock specifications?

Yes, SI5332A-D-GM2R is explicitly stated as PCIe Gen1/2/3/4/5/6 and SRIS compliant in the Skyworks Si5332 Data Sheet. Its 190 fs RMS phase jitter (12 kHz–20 MHz) meets the stringent jitter budget for PCIe Gen6 reference clocks, and its programmable spread spectrum supports EMI reduction without violating PCIe timing margins.

SI5332A-D-GM2R Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: MultiSynth™

Package/Case:: 40-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Clock Generator

PLL:: Yes

Input:: LVCMOS, Crystal

Output:: HCSL, LVCMOS, LVDS, LVPECL

Number of Circuits:: 1

Ratio - Input:Output:: 3:8

Differential - Input:Output:: Yes/Yes

Frequency - Max:: 333.33MHz

Divider/Multiplier:: Yes/No

Voltage - Supply:: 1.71V ~ 3.63V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 40-QFN (6x6)

SI5332A-D-GM2R FAQ

1.How can I place an order for SI5332A-D-GM2R through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332A-D-GM2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332A-D-GM2R reliable?

The price and inventory of SI5332A-D-GM2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332A-D-GM2R is usually 5 days.

3.What payment methods are accepted for SI5332A-D-GM2R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332A-D-GM2R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332A-D-GM2R?

SI5332A-D-GM2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332A-D-GM2R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332A-D-GM2R?

For technical support, including SI5332A-D-GM2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332A-D-GM2R requirements.

6.How does Aetrix verify that SI5332A-D-GM2R is sourced from the original manufacturer or authorized distributors?

All SI5332A-D-GM2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332A-D-GM2R meets industry standards.

7.What is the process for return or replacement of SI5332A-D-GM2R?

All SI5332A-D-GM2R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332A-D-GM2R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332A-D-GM2R part is unused and in its original packaging.

Return procedure for SI5332A-D-GM2R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…