Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Generators, PLLs, Frequency Synthesizers

Skyworks Solutions Inc. SI5332BC09719-GM3

Name: SI5332BC09719-GM3
Brand: Skyworks Solutions Inc.
SKU: SI5332BC09719-GM3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SI5332BC09719-GM3

Manufacturer:: Skyworks Solutions Inc.

Category:: Clock Generators, PLLs, Frequency Synthesizers

Package:: -

Datasheet:: SI5332BC09719-GM3.pdf

Description:: IC CLOCK GENERATOR QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SI5332BC09719-GM3 from Silicon Labs is a 12-output, factory-programmed, any-frequency clock generator with external crystal reference, delivering 190 fs RMS phase jitter, 5–333.33 MHz differential output frequency range, and support for LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a single-chip clock tree solution in high-speed Ethernet switch timing subsystems.

For engineers reviewing the SI5332BC09719-GM3 datasheet, SI5332BC09719-GM3 pinout, SI5332BC09719-GM3 application, or SI5332BC09719-GM3 equivalent, key selection considerations include its 48-pin QFN package, 12-differential-output capability, MultiSynth™ fractional synthesis architecture, I²C programmability, and PCIe Gen4/SRIS compliance for low-jitter synchronous clocking.

Technical Context

The SI5332BC09719-GM3 implements a two-stage synthesis architecture: a wideband PLL locks to an external 16–50 MHz crystal (XA/XB), then feeds up to three independent MultiSynth™ fractional dividers and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of twelve differential outputs.

Each output bank (A–D) shares a dedicated VDDO supply (1.8/2.5/3.3 V), enabling mixed-voltage clock distribution. Output skew is adjustable in 35 ps steps (±122.5 ps), and spread spectrum (down/center, 0.1–2.5% at 30–33 kHz) is configurable per MultiSynth path via I²C or hardware pins.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Count	12 differential clock outputs (supports 24 LVCMOS via dual-pin mode)
Phase Jitter (RMS)	190 fs - measured over 12 kHz–20 MHz offset; enables PCIe Gen4 and SRIS compliance
Output Frequency Range	5–333.33 MHz (differential); supports non-integer ratios with 0 ppm synthesis error
Input Reference	External crystal (16–50 MHz on XA/XB); no embedded crystal - Si5332B variant
Supply Voltages	VDD = 1.8/2.5/3.3 V; VDDO banks = 1.8/2.5/3.3 V (diff), 1.5/1.8/2.5/3.3 V (LVCMOS)
Interface	I²C (400 kHz fast-mode); factory-programmed NVM eliminates boot-time configuration
Operating Temp	–40 °C to +85 °C - qualified for industrial and networking equipment environments

Pinout & Package

SI5332BC09719-GM3 uses a 48-pin QFN package (6 mm × 6 mm, 0.4 mm pitch) with exposed thermal pad. Pin functions are defined per the Si5332B 48-QFN pinout in the official datasheet (Rev. 1.1, Section 6.1).

Pin/Terminal	Circuit Role	Design Meaning
XA / XB	Crystal Input	Dedicated differential crystal interface for 16–50 MHz fundamental-mode crystals; internal CL selectable (2–30 pF)
CLKIN_2 / CLKIN_2# CLKIN_3 / CLKIN_3#	Differential Clock Inputs	Support LVPECL/LVDS/HCSL (10–250 MHz); AC-coupled; register- or pin-selectable input source
OUT0–OUT11 / OUT0b–OUT11b	Differential Clock Outputs	12 fully independent pairs; each configurable for LVDS/LVPECL/HCSL/LVCMOS; per-output skew adjustment (±122.5 ps)
VDDO0–VDDO5	Output Supply Banks	Six dedicated VDDO pins power four output banks (A–D); enable mixed-supply clock fanout (e.g., 1.8 V CPU + 3.3 V PHY)
SCLK / SDATA	I²C Interface	Standard 2-wire serial interface (400 kHz); used for in-system reprogramming or runtime parameter updates
IN1–IN7	Universal Hardware Inputs	Configurable as OE#, spread-spectrum enable, input select, or I²C address; defined in ClockBuilder Pro

Key Features

Feature	Design Value
MultiSynth™ Any-Frequency Synthesis	Generates exact non-integer frequencies (e.g., 156.25 MHz, 212.5 MHz) on any output up to 250 MHz with zero ppm error
Per-Output Signal Format Control	Each of 12 outputs independently set to LVDS, LVPECL, HCSL, or LVCMOS - eliminates external level translators
Four Independent Output Banks	Banks A–D share VDDO; allows simultaneous 1.8 V SerDes, 2.5 V memory, and 3.3 V peripheral clocks from one IC
Programmable Spread Spectrum	Down-spread or center-spread (0.1–2.5%) per MultiSynth path reduces EMI without affecting system timing margins
Glitchless On-the-Fly Reconfiguration	Switch between up to 16 stored profiles without output interruption - critical for dynamic network traffic adaptation

Applications

100G Ethernet Switch Timing	PCIe Gen4 Server Clock Tree
Use Scenario: Synchronizing 100G QSFP28 optical modules, MAC/PHY layers, and packet buffer memory in Layer 3 switches. IC Role / Device Role / Timing Role: Primary clock generator providing 156.25 MHz (100G Ethernet), 322.265625 MHz (OTN), and 100 MHz (memory interface) simultaneously. Use Value: Replaces 4 discrete oscillators and 2 fanout buffers; 190 fs jitter meets IEEE 802.3bs PMA requirements.	Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe SSDs, and PLX switches in rack-scale servers. IC Role / Device Role / Timing Role: Single-device clock source for PCIe Gen4 (100 MHz differential), USB 3.2 (100 MHz), and DDR4 memory (133.33 MHz). Use Value: Eliminates inter-clock skew across domains; SRIS compliance ensures robust link training under voltage/temperature variation.
Broadcast Video Frame Sync	5G Small Cell Baseband
Use Scenario: Generating genlock-capable timing for SMPTE 2110 IP video encoders, decoders, and transport gateways. IC Role / Device Role / Timing Role: Produces 27 MHz (SDI), 74.25 MHz (HD), and 148.5 MHz (UHD) with sub-100 ps inter-output skew. Use Value: Enables frame-accurate multi-camera switching; LVDS outputs drive long-reach coax traces with <0.5 UI jitter.	Use Scenario: Providing fronthaul (eCPRI), baseband processing (JESD204B), and RF sampling clocks in compact 5G mMIMO radios. IC Role / Device Role / Timing Role: Supplies 30.72 MHz (eCPRI), 245.76 MHz (JESD204B), and 122.88 MHz (RF DAC/ADC) from one device. Use Value: Meets ITU-R SM.2153-0 phase noise mask; 12-output density reduces PCB area vs. legacy clock trees.

100G Ethernet Switch Timing

PCIe Gen4 Server Clock Tree

Use Scenario: Synchronizing 100G QSFP28 optical modules, MAC/PHY layers, and packet buffer memory in Layer 3 switches.

IC Role / Device Role / Timing Role: Primary clock generator providing 156.25 MHz (100G Ethernet), 322.265625 MHz (OTN), and 100 MHz (memory interface) simultaneously.

Use Value: Replaces 4 discrete oscillators and 2 fanout buffers; 190 fs jitter meets IEEE 802.3bs PMA requirements.

Use Scenario: Delivering synchronized reference clocks to CPU, GPU, NVMe SSDs, and PLX switches in rack-scale servers.

IC Role / Device Role / Timing Role: Single-device clock source for PCIe Gen4 (100 MHz differential), USB 3.2 (100 MHz), and DDR4 memory (133.33 MHz).

Use Value: Eliminates inter-clock skew across domains; SRIS compliance ensures robust link training under voltage/temperature variation.

Broadcast Video Frame Sync

5G Small Cell Baseband

Use Scenario: Generating genlock-capable timing for SMPTE 2110 IP video encoders, decoders, and transport gateways.

IC Role / Device Role / Timing Role: Produces 27 MHz (SDI), 74.25 MHz (HD), and 148.5 MHz (UHD) with sub-100 ps inter-output skew.

Use Value: Enables frame-accurate multi-camera switching; LVDS outputs drive long-reach coax traces with <0.5 UI jitter.

Use Scenario: Providing fronthaul (eCPRI), baseband processing (JESD204B), and RF sampling clocks in compact 5G mMIMO radios.

IC Role / Device Role / Timing Role: Supplies 30.72 MHz (eCPRI), 245.76 MHz (JESD204B), and 122.88 MHz (RF DAC/ADC) from one device.

Use Value: Meets ITU-R SM.2153-0 phase noise mask; 12-output density reduces PCB area vs. legacy clock trees.

Equivalent & Alternatives

The following parts are listed as comparable options for similar programmable clock generator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si5332AC10219-GM3	Si5332A variant with embedded 50 MHz crystal; 175 fs RMS jitter; same 48-QFN package and pinout	Eliminates external crystal BOM and layout complexity; preferred for space-constrained designs where crystal placement is challenging	Select when board-level crystal integration is impractical; requires verifying thermal coupling impact on stability
LMK5B33414RGZR	Texas Instruments part; 14-output, 195 fs RMS jitter; supports JESD204B subclass 1 deterministic latency	Offers integrated SYSREF generation and deterministic delay calibration - critical for radar and phased-array systems	Choose for time-sensitive applications requiring sub-nanosecond output alignment across multiple devices

Compared with SI5332BC09719-GM3, the Si5332AC10219-GM3 trades external crystal flexibility for lower jitter and reduced layout risk, while the LMK5B33414RGZR adds deterministic latency features at the cost of higher power and no spread spectrum support.

Availability

SI5332BC09719-GM3 is available at Aetrix Electronics and suitable for 100G Ethernet switches, PCIe Gen4 server platforms, and broadcast video infrastructure requiring stable component supply, full traceability, and long-term lifecycle support.

Supply support for SI5332BC09719-GM3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Silicon Labs is a fabless semiconductor company specializing in timing, wireless, and IoT solutions, with deep expertise in low-jitter clock synthesis and mixed-signal design.

The Si5332 family was designed to replace multi-component clock trees in high-speed communications infrastructure, offering field-programmable flexibility without sacrificing jitter performance or power efficiency.

FAQ

What is the primary function of the SI5332BC09719-GM3 in a 100G Ethernet switch?

The SI5332BC09719-GM3 serves as the central clock generator, synthesizing precise, low-jitter frequencies-including 156.25 MHz for Ethernet PHYs, 322.265625 MHz for OTN mapping, and 100 MHz for packet buffer memory-from a single 25 MHz crystal reference. Its 190 fs RMS jitter ensures IEEE 802.3bs compliance, and its 12-output capability eliminates discrete oscillators and fanout buffers in the timing subsystem.

Does the SI5332BC09719-GM3 include an embedded crystal?

No, the SI5332BC09719-GM3 is a Si5332B-grade device and requires an external 16–50 MHz fundamental-mode crystal connected to the XA/XB pins. It does not contain an embedded crystal-those are exclusive to Si5332E/F/G/H variants. The "B" in the part number explicitly denotes external crystal operation.

Can the SI5332BC09719-GM3 generate PCIe Gen4 reference clocks?

Yes, the SI5332BC09719-GM3 generates a 100 MHz differential PCIe Gen4 reference clock with 190 fs RMS phase jitter, meeting the PCIe Gen4 SRIS (Spread Spectrum Independent Spread) specification. Its MultiSynth™ architecture ensures 0 ppm frequency error, and configurable LVDS/LVPECL outputs match standard SerDes receiver input requirements.

How many independent voltage domains does the SI5332BC09719-GM3 support for its outputs?

The SI5332BC09719-GM3 supports six independent output supply domains via VDDO0–VDDO5, grouped into four banks (A–D). Each bank can be powered at 1.8 V, 2.5 V, or 3.3 V for differential outputs-or 1.5/1.8/2.5/3.3 V for LVCMOS-enabling concurrent clocking of mixed-voltage subsystems like 1.8 V CPUs, 2.5 V FPGAs, and 3.3 V PHYs from a single SI5332BC09719-GM3.

Is the SI5332BC09719-GM3 pin-compatible with other Si5332 variants?

Yes, all Si5332-GM3 variants (A/B/C/D/E/F/G/H) share identical 48-pin QFN packaging, pinout, and footprint. The SI5332BC09719-GM3 is mechanically and electrically interchangeable with other GM3 versions; only the internal NVM configuration and crystal option (external vs. embedded) differ-no PCB changes are required for substitution within the same package variant.

SI5332BC09719-GM3 Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Series:: *

Package/Case:: -

Packaging:: Tray

Product Status:: Not For New Designs

Programmable:: Not Verified

Type:: -

PLL:: -

Input:: -

Output:: -

Number of Circuits:: -

Ratio - Input:Output:: -

Differential - Input:Output:: -

Frequency - Max:: -

Divider/Multiplier:: -

Voltage - Supply:: -

Operating Temperature:: -

Mounting Type:: -

Grade:: -

Qualification:: -

Supplier Device Package:: -

SI5332BC09719-GM3 FAQ

1.How can I place an order for SI5332BC09719-GM3 through Aetrix?

Please submit a Request for Quotation (RFQ) for SI5332BC09719-GM3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SI5332BC09719-GM3 reliable?

The price and inventory of SI5332BC09719-GM3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332BC09719-GM3 is usually 5 days.

3.What payment methods are accepted for SI5332BC09719-GM3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332BC09719-GM3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SI5332BC09719-GM3?

SI5332BC09719-GM3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SI5332BC09719-GM3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SI5332BC09719-GM3?

For technical support, including SI5332BC09719-GM3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332BC09719-GM3 requirements.

6.How does Aetrix verify that SI5332BC09719-GM3 is sourced from the original manufacturer or authorized distributors?

All SI5332BC09719-GM3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332BC09719-GM3 meets industry standards.

7.What is the process for return or replacement of SI5332BC09719-GM3?

All SI5332BC09719-GM3 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332BC09719-GM3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SI5332BC09719-GM3 part is unused and in its original packaging.

Return procedure for SI5332BC09719-GM3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…