My Inquiry
My Account
Skyworks Solutions Inc. SI5332BD15678-GM2R
- Part No.:
- SI5332BD15678-GM2R
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
SI5332BD15678-GM2R.pdf
- Description:
- LOW JITTER, 8-OUTPUT, ANY-FREQUE
- Quantity:
- Payment:
- Shipping:
Inventory:1,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332BD15678-GM2R from Skyworks is a programmable 8-output clock generator using MultiSynth™ fractional synthesis, delivering 190 fs RMS phase jitter (external crystal), integer/fractional output frequencies up to 333.33 MHz, and user-configurable LVDS/LVPECL/HCSL/LVCMOS signal formats per output. It serves as a high-density clock tree synthesizer in Ethernet switches and PCIe Gen5/6 systems.
For engineers reviewing the SI5332BD15678-GM2R datasheet, SI5332BD15678-GM2R pinout, SI5332BD15678-GM2R application, or SI5332BD15678-GM2R equivalent, key selection criteria include its 40-pin QFN package, dual fractional synthesis paths, independent VDDO banks, I²C programmability, and PCIe Gen1–6 compliance with SRIS support.
Technical Context
The SI5332BD15678-GM2R implements a wideband PLL paired with two independent MultiSynth™ fractional synthesis blocks and five integer dividers, enabling simultaneous generation of non-integer-related frequencies across eight differential outputs. Its cross-point mux routes any synthesized or divided frequency to any output bank.
It operates in free-run mode using an external 16–50 MHz crystal or synchronously locks to differential (10–250 MHz) or LVCMOS (10–170 MHz) inputs. Output banks A and B each share dedicated VDDO pins, supporting mixed-supply operation at 1.5/1.8/2.5/3.3 V for LVCMOS and 1.8/2.5/3.3 V for differential formats.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 differential clock outputs (Si5332-GM2 variant) |
| Phase jitter (RMS) | 190 fs (measured over 12 kHz–20 MHz, external crystal) |
| Max output frequency | 333.33 MHz (differential), 170 MHz (LVCMOS) |
| Synthesis architecture | Two independent fractional MultiSynth™ paths + five integer dividers |
| Input support | External crystal (16–50 MHz), differential clock (10–250 MHz), LVCMOS clock (10–170 MHz) |
| PCIe compliance | Gen1/2/3/4/5/6 and SRIS compliant |
| Operating temp | –40 °C to +85 °C |
Pinout & Package
SI5332BD15678-GM2R uses a 40-pin QFN package (6 × 6 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per the Si5332-GM2 block diagram and validated in the official Si5332 Data Sheet Section 6.2 (Pin Descriptions for 40-Pin).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDO0–VDDO5 | Output supply rails | 6 independent VDDO pins power output banks: VDDO0/VDDO1 for Bank A (OUT0–OUT3), VDDO2/VDDO3 for Bank B (OUT4–OUT7), VDDO4/VDDO5 for auxiliary functions |
| OUT0–OUT7 | Differential clock outputs | Eight true-differential pairs (e.g., OUT0/OUT0b); each configurable as LVDS, LVPECL, HCSL, or LVCMOS |
| CLKIN_2/CLKIN_2# | Differential input clock | Primary synchronous reference input (10–250 MHz); AC-coupled, supports LVDS/LVPECL/HCSL |
| XA/XB | Crystal interface | Connects external 16–50 MHz fundamental-mode crystal; internal load capacitance programmable (2.5–21.5 pF) |
| SCLK/SDATA | I²C interface | Standard 2-wire serial bus (up to 400 kHz) for configuration, profile switching, and NVM programming |
| HW Input 1–7 | Universal hardware control | User-configurable pins (via ClockBuilder Pro) for OE, spread-spectrum enable, input select, or frequency profile selection |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables zero-ppm error generation of arbitrary frequencies up to 250 MHz on any output, eliminating need for multiple fixed-frequency oscillators |
| Configurable output format per pin | Each of 8 outputs independently set to LVDS, LVPECL, HCSL, or LVCMOS-supports mixed-signal timing in multi-voltage SoC interfaces |
| Independent VDDO banks | Two dedicated VDDO pairs allow Bank A (OUT0–OUT3) and Bank B (OUT4–OUT7) to operate at different supply voltages (e.g., 1.8 V and 3.3 V simultaneously) |
| Multi-profile NVM storage | Up to 16 complete clock configurations stored in on-chip NVM; enables fast, glitchless on-the-fly switching between system operating modes |
| Spread spectrum modulation | Programmable down-spread or center-spread (0.1–2.5% in 0.01% steps at 30–33 kHz) reduces EMI without affecting timing integrity |
Applications
| Server Clock Tree | Ethernet Switch Timing |
|---|---|
Use Scenario: Generating synchronized clocks for CPU, memory, PCIe Gen5/6 slots, and NICs within a 1U rack server. IC Role / Device Role / Timing Role: Single-device clock tree synthesizer replacing 4–6 discrete oscillators and fanout buffers. Use Value: Reduces BOM count and layout area while maintaining <190 fs RMS jitter required for PCIe Gen5 SerDes lock. | Use Scenario: Providing low-jitter reference clocks to 10G/25G/100G Ethernet PHYs and switch fabric ASICs. IC Role / Device Role / Timing Role: Primary clock source with independent banks driving line-card and backplane interfaces at differing voltages and formats. Use Value: Eliminates inter-bank skew via synchronized MultiSynth™ outputs and supports SRIS-compliant jitter attenuation for IEEE 802.3bj. |
| Small Cell Baseband | Broadcast Video Sync |
Use Scenario: Delivering precise sample clocks to ADC/DACs and FPGA-based digital front-end processing in 4G/5G small cell units. IC Role / Device Role / Timing Role: Jitter-clean master clock generator with programmable spread spectrum for EMI reduction in compact RF enclosures. Use Value: Meets 3GPP TS 36.104 spectral mask requirements with 190 fs RMS jitter and configurable 0.1–2.5% spread at 33 kHz. | Use Scenario: Synchronizing SDI video transmitters, frame buffers, and color-space converters in broadcast production switchers. IC Role / Device Role / Timing Role: High-stability clock source generating SMPTE ST 2082 (12G-SDI) and ST 2081 (6G-SDI) reference frequencies. Use Value: Supports exact integer ratios (e.g., 297 MHz for 12G-SDI) with 0 ppm synthesis error and sub-200 fs jitter to prevent video packet loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5338A-D-GM2 | 4-output, lower channel count; 185 fs RMS jitter; no embedded crystal option; only one fractional synth path | Suitable for simpler timing trees where ≤4 outputs and relaxed jitter (<200 fs) suffice | Select when cost-sensitive designs require fewer outputs and do not need multi-profile NVM or dual fractional synthesis |
| LMK04832RHAT | 14-output, dual-loop architecture; 110 fs RMS jitter (with external VCXO); requires external loop filter; higher power | Targeted at ultra-low-jitter radar and test equipment where sub-120 fs is mandatory | Choose when system-level jitter budget demands <120 fs RMS and design can accommodate external components and higher thermal load |
Compared with Si5338A-D-GM2, SI5332BD15678-GM2R delivers 4 additional outputs, dual fractional synthesis, and multi-profile NVM-ideal for dense switch/router timing. Versus LMK04832RHAT, it trades 80 fs lower jitter for lower BOM complexity, no external filters, and integrated crystal support-better suited for space-constrained communications infrastructure.
Availability
SI5332BD15678-GM2R is available at Aetrix Electronics and suitable for Ethernet switches, PCIe Gen5/6 servers, and 5G small cell baseband systems requiring stable component supply, long-term lifecycle assurance, and factory-programmed configuration traceability.
Supply support for SI5332BD15678-GM2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5332 family is designed as a highly flexible, software-configurable clock generator platform targeting high-speed serial interface timing in datacenter, networking, and wireless infrastructure-replacing multiple fixed-frequency oscillators with a single programmable device.
FAQ
What is the maximum differential output frequency supported by the SI5332BD15678-GM2R?
The SI5332BD15678-GM2R supports differential output frequencies up to 333.33 MHz, verified per the Si5332 Data Sheet Section 5 (Electrical Specifications). This capability enables direct clocking of PCIe Gen6 controllers and 12G-SDI video interfaces without external frequency multiplication. The 333.33 MHz limit applies to all differential formats (LVDS, LVPECL, HCSL) and is achievable with both integer and fractional synthesis modes in the SI5332BD15678-GM2R.
Does the SI5332BD15678-GM2R include an embedded crystal?
No, the SI5332BD15678-GM2R does not include an embedded crystal. Its part number suffix "D" indicates the external crystal variant (Si5332D grade), requiring a 16–50 MHz fundamental-mode crystal connected to XA/XB pins. Embedded crystal versions use suffixes E/F/G/H/L (e.g., SI5332EGM2R). This distinction is confirmed in the Si5332 Ordering Guide (Figure 2.1) and Functional Description section of the official datasheet.
How many independent voltage domains does the SI5332BD15678-GM2R support for its clock outputs?
The SI5332BD15678-GM2R supports two independent voltage domains for its clock outputs, implemented via separate VDDO pin pairs: VDDO0/VDDO1 for Bank A (OUT0–OUT3) and VDDO2/VDDO3 for Bank B (OUT4–OUT7). Each domain can be set to 1.8 V, 2.5 V, or 3.3 V for differential outputs, enabling mixed-supply operation in multi-rail systems-a feature validated in the Si5332-GM2 block diagram (Figure 3.2) and Pin Descriptions (Section 6.2).
Can the SI5332BD15678-GM2R generate PCIe Gen5 reference clocks with SRIS compliance?
Yes, the SI5332BD15678-GM2R is explicitly specified as PCIe Gen1/2/3/4/5/6 and SRIS compliant per the Si5332 Data Sheet Features List and Electrical Specifications. Its 190 fs RMS phase jitter (12 kHz–20 MHz) meets the PCIe Gen5 SRIS jitter budget (≤2.0 ps RMS), and its programmable spread spectrum supports down-spread and center-spread modes required for EMI reduction in host platforms using SI5332BD15678-GM2R.
What software tool is used to configure the SI5332BD15678-GM2R, and does it assign custom part numbers?
Skyworks' ClockBuilder Pro™ software is used to configure the SI5332BD15678-GM2R. It validates frequency plans, generates register maps, and assigns unique 5-digit NVM codes (e.g., D15678 in SI5332BD15678-GM2R) for factory programming. Devices ordered with such custom part numbers are preprogrammed at no additional charge, as documented in the Si5332 Data Sheet Sections 1 (Features) and 2 (Ordering Guide).
SI5332BD15678-GM2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- Clock, Crystal, LVCMOS
- Output:
- HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:8
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 200MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.71V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
SI5332BD15678-GM2R FAQ
1.How can I place an order for SI5332BD15678-GM2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332BD15678-GM2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332BD15678-GM2R reliable?
The price and inventory of SI5332BD15678-GM2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332BD15678-GM2R is usually 5 days.
3.What payment methods are accepted for SI5332BD15678-GM2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332BD15678-GM2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332BD15678-GM2R?
SI5332BD15678-GM2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332BD15678-GM2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332BD15678-GM2R?
For technical support, including SI5332BD15678-GM2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332BD15678-GM2R requirements.
6.How does Aetrix verify that SI5332BD15678-GM2R is sourced from the original manufacturer or authorized distributors?
All SI5332BD15678-GM2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332BD15678-GM2R meets industry standards.
7.What is the process for return or replacement of SI5332BD15678-GM2R?
All SI5332BD15678-GM2R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332BD15678-GM2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332BD15678-GM2R part is unused and in its original packaging.
Return procedure for SI5332BD15678-GM2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332BD15678-GM2R Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
