My Inquiry
My Account
Skyworks Solutions Inc. SI5332BD15716-GM2
- Part No.:
- SI5332BD15716-GM2
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
SI5332BD15716-GM2.pdf
- Description:
- LOW JITTER, 8-OUTPUT, ANY-FREQUE
- Quantity:
- Payment:
- Shipping:
Inventory:3,100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332BD15716-GM2 from Skyworks is an 8-output, 40-pin QFN programmable clock generator using MultiSynth™ fractional synthesis to deliver up to 333.33 MHz differential outputs with 190 fs RMS phase jitter (external crystal), PCIe Gen1–6 compliance, and independent per-output signal format selection (LVDS/LVPECL/HCSL/LVCMOS). It serves as a single-chip clock tree solution in Ethernet switches and storage controllers.
For engineers reviewing the SI5332BD15716-GM2 datasheet, SI5332BD15716-GM2 pinout, SI5332BD15716-GM2 application, or SI5332BD15716-GM2 equivalent, key selection criteria include its 8-differential-output capability, 40-QFN package with six VDDO supply pins, factory-programmable NVM configuration via ClockBuilder Pro, and support for mixed-voltage output banks (1.8/2.5/3.3 V).
Technical Context
The SI5332BD15716-GM2 implements a wideband PLL paired with two independent MultiSynth™ fractional synthesis paths and five integer dividers, enabling simultaneous generation of non-integer-related frequencies across eight differential outputs. Its cross-point mux routes any synthesized or divided frequency to any output bank.
It operates in free-run mode using an external 16–50 MHz crystal (XA/XB) or synchronous mode using differential (10–250 MHz) or LVCMOS (10–170 MHz) inputs. Output banks A and B each share one VDDO pin, while OUT0–OUT3 have dedicated VDDO0–VDDO3; all outputs support configurable skew, enable/disable, and spread spectrum (0.1–2.5% down/center).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Count | 8 differential clock outputs (supports up to 16 LVCMOS via dual-output mode) |
| Max Output Frequency | 333.33 MHz (differential); enables PCIe Gen6 reference clocks and high-speed SerDes timing |
| Phase Jitter (RMS) | 190 fs (12 kHz–20 MHz integration band, external crystal); meets stringent SerDes jitter budgets |
| Synthesis Architecture | Two independent MultiSynth™ fractional paths + five integer dividers; allows concurrent integer and non-integer frequency synthesis |
| Input Support | External crystal (16–50 MHz) or differential clock (10–250 MHz); no external loop filter required |
| Output Signal Formats | Per-output configurable LVDS, LVPECL, HCSL, or LVCMOS; eliminates need for external level translators |
| Supply Voltages | VDD core: 1.8/2.5/3.3 V; VDDO banks: 1.5/1.8/2.5/3.3 V; supports mixed-supply SoC interfaces |
| Operating Temperature | –40 °C to +85 °C; qualified for industrial and networking equipment environments |
Pinout & Package
SI5332BD15716-GM2 uses a 40-pin QFN package (6 mm × 6 mm, 0.5 mm pitch) with exposed thermal pad. It features six VDDO pins (VDDO0–VDDO5) supporting independent voltage domains for output banks, seven user-configurable hardware input pins (IN1–IN7), and dedicated XTAL input (XA/XB) for external crystal operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA, XB | Crystal oscillator input | Connects to external 16–50 MHz fundamental-mode crystal; internal load capacitance programmable (2.5–21.5 pF) |
| CLKIN_2, CLKIN_2# | Differential input clock | Accepts 10–250 MHz LVDS/LVPECL/HCSL; used for synchronous mode or hitless input switching |
| OUT0–OUT7, OUT0b–OUT7b | Differential clock outputs | Eight fully configurable differential pairs; OUT0–OUT3 have dedicated VDDO; OUT4–OUT7 grouped in Bank A (VDDO4) and Bank B (VDDO5) |
| VDDO0–VDDO5 | Output driver supply | Independent power rails per output or bank; enables mixed-voltage interface (e.g., 1.8 V CPU + 3.3 V PHY) |
| SCLK, SDATA | I²C serial interface | Configures device at power-up or runtime; supports ClockBuilder Pro field programming and multi-profile switching |
| IN1–IN7 | Universal hardware inputs | Programmable in ClockBuilder Pro as OE, spread-spectrum enable, input select, or I²C address pins |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables zero-ppm error generation of arbitrary frequencies up to 250 MHz on any output, eliminating discrete oscillators |
| Cross-point mux architecture | Routes any MultiSynth or integer-divided clock to any output bank, enabling flexible clock tree mapping without redesign |
| Per-output signal format control | Each of eight outputs independently set to LVDS, LVPECL, HCSL, or LVCMOS-reduces BOM count and layout complexity |
| Embedded multi-profile NVM | Stores up to 16 configurations; enables glitchless on-the-fly frequency changes for dynamic system reconfiguration |
| Adjustable output-output delay | Programmable skew per output pair; aligns clock edges across heterogeneous interfaces (e.g., DDR + PCIe) |
| Spread spectrum modulation | Down or center spread (0.1–2.5% at 30–33 kHz); reduces EMI peak emissions without affecting timing integrity |
Applications
| Server Clock Distribution | Ethernet Switch Timing |
|---|---|
Use Scenario: Generating synchronized clocks for CPU, memory controller, PCIe root complex, and NIC in 1U/2U rack servers. IC Role / Device Role / Timing Role: Single-device clock tree synthesizer replacing multiple fixed-frequency oscillators and fanout buffers. Use Value: Reduces board space by 40% vs. discrete clock solution; 190 fs jitter ensures PCIe Gen5+ link stability and BER < 10⁻¹². |
Use Scenario: Providing low-jitter reference clocks for 10/25/100 GbE switch ASICs, PHYs, and packet processors. IC Role / Device Role / Timing Role: High-precision timing source meeting IEEE 802.3bj/ck jitter masks for PMA and PCS layers. Use Value: Supports deterministic latency across 32+ ports; configurable LVDS/LVPECL outputs match diverse ASIC I/O standards. |
| Storage Controller Synchronization | Broadcast Video Equipment |
Use Scenario: Delivering phase-aligned clocks to NVMe SSD controllers, SAS expanders, and RAID ASICs in all-flash arrays. IC Role / Device Role / Timing Role: Multi-bank clock generator with independent VDDO supplies for 1.2 V NVMe + 3.3 V legacy SATA interfaces. Use Value: Eliminates inter-bank skew; integer/fractional synthesis supports both 100 MHz PCIe and 125 MHz SATA reference clocks. |
Use Scenario: Generating SMPTE ST 2059-2 compliant PTP grandmaster clocks and video sync signals (TR, VSYNC) in IP-based broadcast encoders. IC Role / Device Role / Timing Role: Low-phase-noise clock source locked to GPS-disciplined 10 MHz reference for sub-100 ns time accuracy. Use Value: 190 fs jitter preserves video pixel integrity over 10 km fiber; spread spectrum reduces EMI in RF-sensitive studio environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332BD15717-GM2 | Same 8-output 40-QFN package but with embedded 50 MHz crystal (lower jitter: 175 fs RMS) | Preferred where board space prohibits external crystal layout or ultra-low jitter is critical (e.g., test equipment) | Select when crystal placement constraints exist or jitter budget is tighter than 190 fs |
| LMK04832RHAT | 14-output, dual-loop PLL with integrated LDOs; higher power, larger 40-QFN footprint; 115 fs jitter | Used in radar and instrumentation requiring ultra-low jitter and deterministic latency; lacks per-output format flexibility | Choose for applications needing <120 fs jitter and deterministic delay, accepting higher cost and power |
Compared with SI5332BD15716-GM2, Si5332BD15717-GM2 offers lower jitter via embedded crystal but forfeits external crystal tuning range; LMK04832RHAT provides superior jitter and latency control but lacks per-output signal format configurability and increases BOM complexity.
Availability
SI5332BD15716-GM2 is available at Aetrix Electronics and suitable for Ethernet switches, storage controllers, and broadcast video equipment requiring stable component supply, long-term lifecycle support, and factory-programmed configuration traceability.
Supply support for SI5332BD15716-GM2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global leader in analog semiconductors, specializing in RF, timing, and precision analog solutions for communications infrastructure and high-performance computing.
The SI5332 family was designed to replace multiple fixed-frequency clock sources with a single, software-configurable device for datacenter, telecom, and enterprise networking systems demanding low jitter and flexible output routing.
FAQ
What is the maximum differential output frequency supported by the SI5332BD15716-GM2?
The SI5332BD15716-GM2 supports differential output frequencies up to 333.33 MHz. This enables direct generation of PCIe Gen6 reference clocks (325 MHz), 100G KR4 SerDes references (156.25 MHz × 2), and OTN OTU4 clocks (159.5125 GHz base rate divided down). The device maintains 190 fs RMS phase jitter across this full range when using an external crystal.
Does the SI5332BD15716-GM2 require an external crystal to operate?
Yes, the SI5332BD15716-GM2 requires an external 16–50 MHz fundamental-mode crystal connected to XA/XB pins for free-run operation. Unlike embedded-crystal variants (e.g., Si5332E/F/G/H/L), it does not contain an integrated resonator. The crystal's load capacitance is programmable from 2.5 pF to 21.5 pF via internal registers.
How many independent voltage domains does the SI5332BD15716-GM2 support for its clock outputs?
The SI5332BD15716-GM2 supports six independent output supply domains via VDDO0–VDDO5. Outputs OUT0–OUT3 each have dedicated VDDO pins; OUT4–OUT5 share VDDO4 (Bank A); OUT6–OUT7 share VDDO5 (Bank B). This enables mixed-supply operation-e.g., 1.8 V for CPU interfaces and 3.3 V for legacy PHYs-without level shifters.
Can the SI5332BD15716-GM2 generate both integer and non-integer output frequencies simultaneously?
Yes, the SI5332BD15716-GM2 integrates two independent MultiSynth™ fractional synthesis paths and five integer dividers. This allows concurrent generation of non-integer-related frequencies (e.g., 156.25 MHz + 122.88 MHz) and integer multiples (e.g., 100 MHz + 200 MHz) across its eight outputs, all with zero ppm synthesis error.
What interface is used to configure the SI5332BD15716-GM2, and is factory programming available?
The SI5332BD15716-GM2 uses a standard I²C interface (SCLK/SDATA) for runtime configuration. Skyworks' ClockBuilder Pro software generates custom part numbers and factory-programs the device's NVM free of charge. Once programmed, SI5332BD15716-GM2 boots with the stored configuration without host intervention.
SI5332BD15716-GM2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- Clock, Crystal, LVCMOS
- Output:
- HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:8
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 200MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.71V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
SI5332BD15716-GM2 FAQ
1.How can I place an order for SI5332BD15716-GM2 through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332BD15716-GM2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332BD15716-GM2 reliable?
The price and inventory of SI5332BD15716-GM2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332BD15716-GM2 is usually 5 days.
3.What payment methods are accepted for SI5332BD15716-GM2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332BD15716-GM2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332BD15716-GM2?
SI5332BD15716-GM2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332BD15716-GM2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332BD15716-GM2?
For technical support, including SI5332BD15716-GM2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332BD15716-GM2 requirements.
6.How does Aetrix verify that SI5332BD15716-GM2 is sourced from the original manufacturer or authorized distributors?
All SI5332BD15716-GM2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332BD15716-GM2 meets industry standards.
7.What is the process for return or replacement of SI5332BD15716-GM2?
All SI5332BD15716-GM2 units undergo pre-shipment inspection (PSI). If there is an issue with SI5332BD15716-GM2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332BD15716-GM2 part is unused and in its original packaging.
Return procedure for SI5332BD15716-GM2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332BD15716-GM2 Tags
-
CD74HCT4046AM96
Texas Instruments
-
MC14046BDWR2G
onsemi
-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments
-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.
-
CY2305SXI-1T
Infineon Technologies
-
570BILFT
Renesas
-
CDCE913PWR
Texas Instruments
-
CY2305SXI-1HT
Infineon Technologies
-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
