Skyworks Solutions Inc. SI5332B-D-GM2R
- Part No.:
- SI5332B-D-GM2R
- Manufacturer:
- Skyworks Solutions Inc.
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
SI5332B-D-GM2R.pdf
- Description:
- IC CLOCK GENERATOR 40QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,601
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SI5332B-D-GM2R from Skyworks Solutions is an 8-output, externally crystal-referenced programmable clock generator using MultiSynth™ fractional synthesis. It delivers up to 200 MHz differential outputs with 190 fs RMS phase jitter, supports LVDS/LVPECL/HCSL/LVCMOS per-output configuration, and operates across –40 to +85 °C for Ethernet switch timing and PCIe Gen5-compliant server clock trees.
For engineers reviewing the SI5332B-D-GM2R datasheet, SI5332B-D-GM2R pinout, SI5332B-D-GM2R application, or SI5332B-D-GM2R equivalent, key selection criteria include its 40-pin QFN package, dual MultiSynth paths, five independent integer dividers, I²C programmability, and factory preprogrammability via ClockBuilder Pro for drop-in clock tree consolidation.
Technical Context
The SI5332B-D-GM2R implements a wideband PLL locked to a 16–50 MHz external crystal (XA/XB), feeding two independent MultiSynth fractional synthesis paths and five integer dividers. Its cross-point mux routes any synthesized or divided frequency to any of eight differential outputs.
Each output bank (A/B) shares a VDDO supply, enabling mixed-voltage operation (1.8/2.5/3.3 V), while hardware input pins support configurable functions including OE, spread-spectrum enable, and input clock selection - all defined in ClockBuilder Pro prior to factory programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output count | 8 differential clock outputs (Si5332B variant in 40-pin QFN) |
| Max output frequency | 200 MHz (differential); enables PCIe Gen5 reference clocks and 100G Ethernet PHY timing |
| Phase jitter (RMS) | 190 fs (12 kHz–20 MHz, external crystal); meets stringent SerDes jitter budgets |
| Synthesis modes | Integer and fractional synthesis; supports non-integer ratios like 156.25 MHz from 25 MHz crystal |
| Input reference | 16–50 MHz external crystal (XA/XB); no embedded crystal - requires external XTAL |
| Output formats | Per-output LVDS, LVPECL, HCSL, or LVCMOS; eliminates need for level-shifting buffers |
| Supply voltages | VDD = 1.8/2.5/3.3 V; VDDOx = 1.5/1.8/2.5/3.3 V per bank; supports mixed-supply SoC interfaces |
Pinout & Package
SI5332B-D-GM2R uses a 40-pin, 6 × 6 mm QFN package (RoHS-6 compliant, exposed thermal pad). Pinout follows the Si5332-GM2 40-pin configuration with dedicated VDDO0–VDDO3 for Bank A outputs (OUT0–OUT3), shared VDDO4/VDDO5 for Bank B (OUT4–OUT7), seven universal hardware input pins (IN1–IN7), I²C interface (SCLK/SDATA), and crystal interface (XA/XB).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XA / XB | Crystal oscillator input | Connects to 16–50 MHz fundamental-mode crystal; internal CL programmable (2.5–21.5 pF) |
| OUT0–OUT7 | Differential clock outputs | Each pair (e.g., OUT0/OUT0b) configurable as LVDS/LVPECL/HCSL/LVCMOS; routed via cross-point mux |
| VDDO0–VDDO5 | Output driver supply | VDDO0–VDDO3 power Bank A (OUT0–OUT3); VDDO4/VDDO5 power Bank B (OUT4–OUT7) |
| IN1–IN7 | Universal hardware inputs | Configurable in ClockBuilder Pro as OE, CLKIN_SEL, SS_EN, or I²C address select |
| SCLK / SDATA | I²C serial interface | Standard 100/400 kHz I²C bus for runtime reconfiguration or NVM update |
Key Features
| Feature | Design Value |
|---|---|
| MultiSynth™ fractional synthesis | Enables any-frequency generation up to 200 MHz on any output with zero ppm error - replaces multiple fixed-frequency oscillators |
| Cross-point output mux | Routes any MultiSynth or integer divider output to any of eight differential outputs - maximizes routing flexibility in dense PCB layouts |
| Independent output banks | Two banks (A/B) with separate VDDO supplies - allows simultaneous 1.8 V FPGA and 3.3 V PHY clocking from one device |
| Factory-programmed NVM | Custom configuration stored in OTP/NVM - powers up with full clock tree active, no host initialization required |
| Spread spectrum support | Down or center modulation (0.1–2.5% at 30–33 kHz) - reduces EMI without affecting timing integrity |
Applications
| Ethernet Switch Timing | PCIe Gen5 Server Clocking |
|---|---|
Use Scenario: High-port-count 100G/400G Ethernet switches requiring synchronous, low-jitter clocks for multiple MAC/PHY layers and packet processors. IC Role / Device Role / Timing Role: Primary clock generator providing eight synchronized, format-flexible outputs - four for 156.25 MHz SerDes lanes, four for 100 MHz control logic. Use Value: Eliminates six discrete oscillators and three fanout buffers; reduces board area by 38% and jitter accumulation by consolidating synthesis in one IC. | Use Scenario: Dual-socket x86 servers with PCIe Gen5 add-in cards, where root complex and endpoint devices demand tightly aligned 100 MHz reference clocks. IC Role / Device Role / Timing Role: System-level clock source delivering eight phase-aligned, spread-spectrum-capable 100 MHz outputs - four per CPU socket with independent VDDO control. Use Value: Meets PCIe Gen5 SRIS (Separate Refclk Independent SSC) spec with per-output SSC enable; avoids inter-lane skew via common MultiSynth source. |
| Broadcast Video Synchronization | Industrial Embedded Computing |
Use Scenario: 4K/8K video processing platforms requiring genlock-capable clocks for frame synchronizers, HDMI transmitters, and image signal processors. IC Role / Device Role / Timing Role: Master timing hub generating 27 MHz (HDMI), 74.25 MHz (SMPTE ST 2110), and 148.5 MHz (HD-SDI) from a single 25 MHz crystal. Use Value: Achieves <±50 ps inter-output skew across all frequencies; supports hitless switching between primary/backup reference inputs via register control. | Use Scenario: ruggedized edge controllers with mixed-voltage peripherals (1.8 V FPGA, 3.3 V CAN transceivers, 2.5 V ADCs) needing deterministic clock distribution. IC Role / Device Role / Timing Role: Configurable clock fabric supplying isolated, voltage-matched clocks - LVDS for FPGA, LVCMOS for microcontroller, HCSL for high-speed serial links. Use Value: Enables single-BOM design across industrial SKUs; eliminates external level shifters and reduces BOM count by 7 components per unit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si5332D-D-GM2R | Same 40-pin QFN package and 8-output architecture, but limited to integer-only synthesis mode (no fractional) | Suitable only for fixed-ratio clock trees (e.g., 100→50→25 MHz), not arbitrary frequencies like 125.000625 MHz | Select when cost sensitivity outweighs frequency flexibility; avoids MultiSynth licensing overhead |
| LMK04832RHAR | 2× PLL architecture with JESD204B support; higher power (320 mW vs. 180 mW); no embedded crystal option | Targeted at RF/data converter timing with deterministic latency; lacks per-output format configurability | Prefer for JESD204B-compliant systems requiring sub-200 fs jitter and dual-loop holdover; not drop-in compatible |
Compared with SI5332B-D-GM2R, Si5332D-D-GM2R trades fractional synthesis capability for lower cost and simpler configuration, while LMK04832RHAR adds JESD204B features and dual-loop robustness at the expense of pin compatibility, per-output signal format flexibility, and ease of ClockBuilder Pro integration.
Availability
SI5332B-D-GM2R is available at Aetrix Electronics and suitable for Ethernet switch timing, PCIe Gen5 server clocking, broadcast video synchronization, and industrial embedded computing requiring stable component supply across long production lifecycles.
Supply support for SI5332B-D-GM2R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for communications, automotive, and industrial markets.
The Si5332 family was designed to replace multiple fixed-frequency clock sources with a single, software-configurable, low-jitter clock generator - targeting high-density networking, compute, and video infrastructure applications.
FAQ
What is the maximum differential output frequency supported by the SI5332B-D-GM2R?
The SI5332B-D-GM2R supports differential output frequencies up to 200 MHz. This limit is specified for the Si5332B variant (as opposed to Si5332A/C/E/G/L which support up to 333.33 MHz) and applies to all supported formats - LVDS, LVPECL, HCSL, and LVCMOS - under standard operating conditions (–40 to +85 °C, VDD = 1.8/2.5/3.3 V). The 200 MHz ceiling ensures compliance with PCIe Gen5 reference clock requirements and maintains 190 fs RMS jitter performance.
Does the SI5332B-D-GM2R include an embedded crystal?
No, the SI5332B-D-GM2R does not include an embedded crystal. It belongs to the Si5332A/B/C/D series, which require an external 16–50 MHz fundamental-mode crystal connected to the XA/XB pins. Embedded crystal variants (e.g., Si5332E/F/G/H/L) use a factory-integrated 50 MHz MEMS resonator and carry different part number suffixes. Using an external crystal allows design flexibility in frequency selection and layout optimization for ultra-low jitter.
How many independent integer dividers does the SI5332B-D-GM2R provide?
The SI5332B-D-GM2R provides up to five independent integer dividers. Each divider accepts input from the PLL output or MultiSynth paths and delivers an even-integer division ratio from 1 to 63. These dividers operate independently per output path and feed into the cross-point mux, enabling precise frequency scaling - for example, generating both 100 MHz and 25 MHz clocks simultaneously from a common 100 MHz MultiSynth source without added jitter.
Can the SI5332B-D-GM2R generate different output signal formats on different pins?
Yes, the SI5332B-D-GM2R supports per-output signal format configuration. Each of its eight differential outputs (OUT0–OUT7) can be individually set to LVDS, LVPECL, HCSL, or LVCMOS using ClockBuilder Pro or I²C register writes. This eliminates external level translators and simplifies interface to heterogeneous systems - for instance, driving LVPECL inputs on a SerDes ASIC while supplying LVCMOS clocks to an ARM-based controller on the same board.
What package type and pin count does the SI5332B-D-GM2R use?
The SI5332B-D-GM2R uses a 40-pin, 6 × 6 mm QFN package with an exposed thermal pad (RoHS-6 compliant, designation "GM2"). This package supports up to eight differential outputs and corresponds to the Si5332-GM2 variant. Pin assignments follow Skyworks' documented 40-pin layout, including dedicated VDDO pins for Bank A (OUT0–OUT3), shared VDDO4/VDDO5 for Bank B (OUT4–OUT7), and seven universal hardware input pins configurable via ClockBuilder Pro.
SI5332B-D-GM2R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- MultiSynth™
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock Generator
- PLL:
- Yes
- Input:
- LVCMOS, Crystal
- Output:
- HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:
- 1
- Ratio - Input:Output:
- 3:8
- Differential - Input:Output:
- Yes/Yes
- Frequency - Max:
- 200MHz
- Divider/Multiplier:
- Yes/No
- Voltage - Supply:
- 1.71V ~ 3.63V
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 40-QFN (6x6)
SI5332B-D-GM2R FAQ
1.How can I place an order for SI5332B-D-GM2R through Aetrix?
Please submit a Request for Quotation (RFQ) for SI5332B-D-GM2R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SI5332B-D-GM2R reliable?
The price and inventory of SI5332B-D-GM2R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SI5332B-D-GM2R is usually 5 days.
3.What payment methods are accepted for SI5332B-D-GM2R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SI5332B-D-GM2R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SI5332B-D-GM2R?
SI5332B-D-GM2R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SI5332B-D-GM2R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SI5332B-D-GM2R?
For technical support, including SI5332B-D-GM2R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SI5332B-D-GM2R requirements.
6.How does Aetrix verify that SI5332B-D-GM2R is sourced from the original manufacturer or authorized distributors?
All SI5332B-D-GM2R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SI5332B-D-GM2R meets industry standards.
7.What is the process for return or replacement of SI5332B-D-GM2R?
All SI5332B-D-GM2R units undergo pre-shipment inspection (PSI). If there is an issue with SI5332B-D-GM2R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SI5332B-D-GM2R part is unused and in its original packaging.
Return procedure for SI5332B-D-GM2R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SI5332B-D-GM2R Tags
-
CD74HCT4046AM96
Texas Instruments

-
MC14046BDWR2G
onsemi

-
501MILFT
Renesas
-
CD74HC7046AM
Texas Instruments
-
CDCVF2505PWR
Texas Instruments

-
RC19004A100GNL#KB0
Renesas
-
SI5351A-B-GTR
Skyworks Solutions Inc.

-
CY2305SXI-1T
Infineon Technologies

-
570BILFT
Renesas

-
CDCE913PWR
Texas Instruments

-
CY2305SXI-1HT
Infineon Technologies

-
DS1086LU+T
Analog Devices Inc./Maxim Integrated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
